On the capacitance and conductance calculations of integrated-circuit interconnects with thick conductors (original) (raw)

Computation of capacitance matrix for integrated circuit interconnects using semi-analytic Green's function method

Bart Nauwelaers

Integration, the VLSI Journal, 2000

View PDFchevron_right

On the modelling of multiconductor multilayer systems for interconnect applications

Bart Nauwelaers

Microelectronics Journal, 2001

View PDFchevron_right

Capacitance study of integrated circuits matrix interconnects

Ahcene Lakhlef

Indonesian Journal of Electrical Engineering and Computer Science, 2021

View PDFchevron_right

A fast and accurate computation of interconnect capacitance

Sylvie Putot

International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), 1999

View PDFchevron_right

Fast Computation of Capacitance Matrix and Potential Distribution for Multiconductor in Non-Homogenous Multilayered Dielectric Media

Sarhan M. Musa

2009

View PDFchevron_right

A technique for fast calculations of capacitance matrices of interconnect structures

Raj Mittra

Electrical Performance of Electronic Packaging IWCE-04, 1997

View PDFchevron_right

Fast and accurate analysis of the multiconductor interconnects

Bart Nauwelaers

Microelectronic Engineering, 2001

View PDFchevron_right

Analysis of Multilayer Conducdor Interconnects of Integrated Circuits

Lounas Belhimer

Proceedings of the 2nd International Conference of Theoretical and Applied Nanoscience and Nanotechnology (TANN'18), 2018

View PDFchevron_right

Analysis of Coplanar On-Chip Interconnects on Lossy Semiconducting Substrates

Bart Nauwelaers

View PDFchevron_right

Computation of Capacitance, Inductance, and Potential Distribution of Integrated-circuit Interconnects for Unshielded Four conductors with three levels Systems

Sarhan M. Musa

2012

View PDFchevron_right

Simulation of Parasitic Interconnect Capacitance for Present and Future ICs

Z. Lisik

Lecture Notes in Computer Science, 2005

View PDFchevron_right

Field-Based Capacitance Modeling for Sub65-nm On-Chip Interconnect

sam gu

IEEE Transactions on Electron Devices, 2009

View PDFchevron_right

Interperiod capacitance calculations for three-dimensional multiconductor systems

Ruey-Beei Wu

IEEE Transactions on Microwave Theory and Techniques, 1988

View PDFchevron_right

A Wideband Scalable and SPICE-Compatible Model for On-Chip Interconnects Up to 110 GHz

Kai Kang

IEEE Transactions on Microwave Theory and Techniques, 2008

View PDFchevron_right

Integrated Circuit Interconnect Lines on Lossy Silicon Substrate with Finite Element Method

Sarhan M. Musa

2014

View PDFchevron_right

Highly accurate closed form approximation for frequency-dependent line impedance of a lossy silicon substrate IC interconnect

Bart Nauwelaers

Microelectronic Engineering, 2002

View PDFchevron_right

Computation of capacitance coefficients of rectangular thick patches on multilayered substrates

Francisco Mesa

International Journal of Microwave and Millimeter‐Wave Computer‐Aided Engineering, 1996

View PDFchevron_right

Accurate Formulas for Frequency-Dependent Resistance and Inductance Per Unit Length of On-Chip Interconnects on Lossy Silicon Substrate

Bart Nauwelaers

View PDFchevron_right

Capacitance Extraction of Three-Dimensional Interconnects Using Element-by-Element Finite Element Method (EBE-FEM) and Preconditioned Conjugate Gradient (PCG) Technique

Jianfeng Xu

IEICE Transactions on Electronics, 2007

View PDFchevron_right

Accurate analytic expressions for frequency-dependent inductance and resistance of single on-chip interconnects on conductive silicon substrate

Bart Nauwelaers

Physics Letters A, 2002

View PDFchevron_right

Electromagnetic modelling and simulation of multiconductor interconnect networks with inhomogeneous cylindrical substrate

Michel Nakhla

IEE Proceedings - Microwaves, Antennas and Propagation, 1997

View PDFchevron_right

Computation of the capacitance matrix of manhattan geometry planar conductors embedded in multilayered substrates

Manuel Horno

International Journal of RF and Microwave Computer-Aided Engineering, 1998

View PDFchevron_right

Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects

William Eisenstadt

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000

View PDFchevron_right

Techniques for including dielectrics when extracting passive low-order models of high speed interconnect

Alberto Sangiovanni Vincentelli

2001

View PDFchevron_right

Revisiting the partial-capacitance approach to the analysis of coplanar transmission lines on multilayered substrates

giovanni ghione

2003

View PDFchevron_right

Capacitance extraction from complex 3D interconnect structures

George Csanak

1999

View PDFchevron_right

High-frequency full-wave analysis of interconnects with inhomogeneous dielectrics through an enhance

andrea gaetano chiariello

2007

View PDFchevron_right

Investigation of interconnect capacitance characterization using charge-based capacitance measurement (CBCM) technique and three-dimensional simulation

Jim Chen

IEEE Journal of Solid-State Circuits, 1998

View PDFchevron_right

Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate

Roberto Suaya

IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2009

View PDFchevron_right

Exterior templates for capacitance computations [interconnections]

Victor Chang

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999

View PDFchevron_right

Analysis of Capacitance Across Interconnects of Low-K Dielectric Used in a Deep Sub-Micron Cmos Technology

Ashok Mahajan

Progress In Electromagnetics Research Letters, 2008

View PDFchevron_right

EMC Modelling and Optimization for Reducing Capacitances of Interconnections with Arbitrary Shape in Multilayer VLSI Circuits

BOYUAN ZHU

View PDFchevron_right

Interconnect Modeling Using the Quasi Monte Carlo Integration Technique

Mrinal Mishra

View PDFchevron_right

A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects

Weikai Sun

1996

View PDFchevron_right

CAD-oriented equivalent-circuit modeling of on-chip interconnects on lossy silicon substrate

Yeon Chang Hahm

IEEE Transactions on Microwave Theory and Techniques, 2000

View PDFchevron_right