Analysis of DLL jitter due to substrate noise (original) (raw)
Related papers
Jitter transfer characteristics of delay-locked loops - theories and design techniques
IEEE Journal of Solid-State Circuits, 2003
Analysis of jitter due to power-supply noise in phase-locked loops
2000
Analysis of the PLL jitter due to power/ground and substrate noise
2004
A Noise and Mismatches of Delay Cells and Their Effects on DLLs
International Journal of Intelligent Systems and Applications, 2014
Noise Induced Jitter Performance of Digitally Controlled CMOS Delay Lines
Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators
2003
A wide range delay locked loop for low power and low jitter applications
International Journal of Circuit Theory and Applications, 2017
Jitter-induced power/ground noise in CMOS PLLs: a design perspective
2001
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques
A study of phase noise and jitter in submicron CMOS phase-locked loop circuits
A new approach for computation of timing jitter in phase locked loops
Mark M Gourary, kiran kumar gullapalli
2000
Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops
2012
Characterizing the effects of clock jitter due to substrate noise in discrete-time Δ/Σ modulators
Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)
Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops
2007 44th ACM/IEEE Design Automation Conference, 2007
Discrete-time, cyclostationary phase-locked loop model for jitter analysis
2009 IEEE Custom Integrated Circuits Conference, 2009
Minimization of Jitter in Digital Systems using Dual Phase-locked Loops
2013
2005
Wide-Range Low-Power 1.12PS Jitter Delay Locked Loop by a Novel Lock-Detection Technique
CERN European Organization for Nuclear Research - Zenodo, 2022
Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)
250 MHz Multiphase Delay Locked Loop for Low Power Applications
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2017
Clock jitter estimation based on PM noise measurements
IEEE International Frequency Control Sympposium and PDA Exhibition Jointly with the 17th European Frequency and Time Forum, 2003. Proceedings of the 2003
Simulation and modelling of digital delay locked loops
42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356), 2000
Reduction of Substrate Noise in Sub Clock Frequency Range
IEEE Transactions on Circuits and Systems I: Regular Papers, 2010
Microelectronics Reliability, 2009
Noise Analysis of Phase Locked Loops
2006
A Simple Way for Substrate Noise Modeling in Mixed-Signal ICs
IEEE Transactions on Circuits and Systems I-regular Papers, 2006
Modeling and Analysis Techniques of Jitter Enhancement Across High-Speed Interconnect Systems
2007 IEEE Electrical Performance of Electronic Packaging, 2007
IEEE Workshop on Signal Processing Systems, 2000
Random Jitter Estimation Using Different VCO Phase Noise Simulation Methodologies
2007
Jitter and phase noise in ring oscillators
IEEE Journal of Solid-State Circuits, 1999
Phase-Noise and Jitter in High Speed Frequency Synthesizer
Predicting Statistical Characteristics of Jitter Due to Simultaneous Switching Noise
IEEE Transactions on Electromagnetic Compatibility, 2016
A low power, low jitter DLL based low frequency (250 kHz) clock generator
International Journal of Signal and Imaging Systems Engineering, 2014