Impact of packaging technology on system partitioning: A case study (original) (raw)
Related papers
Incorporating multi-chip module packaging constraints into system design
Proceedings ED&TC European Design and Test Conference, 1996
Architectural optimization for microelectronic packaging
Applied Thermal Engineering, 2009
Design and development of a multi-die embedded micro wafer level package
2008
The impact of semiconductor packaging technologies on system integration an overview
2009 Proceedings of ESSCIRC, 2009
Technology Requirements for Chip-On-Chip Packaging Solutions
Proceedings Electronic Components and Technology, 2005. ECTC '05., 2005
Eco-design for microelectronic products: measurement and integration of environmental criteria
HAL (Le Centre pour la Communication Scientifique Directe), 2012
IBM Journal of Research and Development, 2000
A multichip module design process for notebook computers
Computer, 2000
A 3-D packaging concept for cost effective packaging of MEMS and ASIC on wafer level
… , 2009. EMPC 2009. …, 2009
Foreword Wafer Level Packaging: More of Many
IEEE Transactions on Advanced Packaging, 2008
On the hardware-software partitioning problem: System modeling and partitioning techniques
ACM Transactions on Design Automation of Electronic Systems, 2003
Manufacturing Execution: Circuit Packs
AT&T Technical Journal, 1990
Packaging for Consumer Electronic Products; the Need for Integrating Design and Engineering
The 16th IAPRI World conference …, 2008
An integrated high-level hardware/software partitioning methodology
Design Automation for Embedded Systems, 2011
Foreword Special Section on Packaging for Micro/Nano-Scale Systems
IEEE Transactions on Advanced Packaging, 2000
Designing Interconnection Networks for Multi-level Packaging
VLSI Design, 1995
The past, present, and future of multilayer ceramic multichip modules in electronic packaging
JOM, 1992