Circuit design and modeling for soft errors (original) (raw)
Related papers
Soft error modeling and remediation techniques in ASIC designs
Microelectronics Journal, 2010
Comparative analysis of process variation impact on flip-flops soft error rate
2009
Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits
IEEE Transactions on Dependable and Secure Computing, 2009
Analysis of soft error rate in flip-flops and scannable latches
Rajaraman Ramanarayanan, Vijaykrishnan Narayanan
IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings., 2000
IEEE Transactions on Very Large Scale Integration Systems, 2011
An Experimental Study of Soft Errors in Microprocessors
IEEE Micro, 2005
A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity
IEEE Transactions on Very Large Scale Integration Systems, 2011
Logic soft errors in sub-65nm technologies design and CAD challenges
2005
The effect of threshold voltages on the soft error rate [memory and logic circuits]
2004
IEEE Transactions on Circuits and Systems I-regular Papers, 2010
Modeling the Impact of Device and Pipeline Scaling on the Soft Error Rate of Processor Elements
2002
A highly-efficient technique for reducing soft errors in static CMOS circuits
IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
An analytical approach for soft error rate estimation in digital circuits
… and Systems, 2005. ISCAS 2005. IEEE …, 2005
On Reducing Circuit Malfunctions Caused by Soft Errors
2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008
Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits
Design, Automation, and Test in Europe, 2008
Modeling and Mitigating Transient Errors in Logic Circuits
IEEE Transactions on Dependable and Secure Computing, 2000
Measurement and analysis of soft error vulnerability of low-voltage logic and memory circuits
2014
Soft Error Resilient System Design through Error Correction
2006 IFIP International Conference on Very Large Scale Integration, 2006
Introduction: Soft Error Modeling
Soft Error Reliability of VLSI Circuits
Soft Errors in SRAM-FPGAs: A Comparison of Two Complementary Approaches
IEEE Transactions on Nuclear Science, 2000
Soft Errors: Modeling and Interactions with Power Optimizations
2005
SINGLE-EVENT EFFECTS CHARACTERIZATION AND SOFT ERROR MITIGATION IN 90nm COMMERCIAL-DENSITY SRAMs
Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
The impact of timing yield improvement under process variation on flip-flops soft error rate
2009
Modeling the effect of technology trends on the soft error rate of combinational logic
Proceedings International Conference on Dependable Systems and Networks
Thermally-induced soft errors in nanoscale CMOS circuits
2007 IEEE International Symposium on Nanoscale Architectures, 2007
DF-DICE: a scalable solution for soft error tolerant circuit design
2006 IEEE International Symposium on Circuits and Systems
Emulation-Based Analysis of Soft Errors in Deep Sub-micron Circuits
Radiation-induced Soft Errors: A Chip-level Modeling Perspective