A Survey on Low Power VLSI Designs (original) (raw)
Related papers
REVIEW ON LOW POWER VLSI DESIGN
A Review on Architecture of Low Power VLSI Design
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
Analysis of Power Dissipation & Low Power VLSI Chip Design
A Literature Review on Design Strategies and Methodologies of Low Power VLSI Circuits
IOSR journal of VLSI and Signal Processing, 2014
International Journal of Computer Applications, 2013
Low Power VLSI Design Techniques: A Review
Journal of University of Shanghai for Science and Technology, 2021
VLSI Designs for Low Power Applications
Ultra Low Power VLSI Design: A Review
Strategies & Methodologies for Low Power Vlsi Designs: A Review
1963
1995
Design Of Low Power VLSI circuits Using Non-Clocked Logic Style
Low Power and Area Efficient Design of VLSI Circuits
Mr. Venkatesh Seerapu, Bagadi Madhavi
2013
Technical Study on Low Power VLSI methods
2014
Efficient reduction of leakage power in low power VLSI circuits using Sleepy Keeper Approach
2015
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Power VLSI Systems
Design and Analysis of Sequential Elements for Low Power Clocking System with Low Power Techniques
REDUCING POWER CONSUMPTION OF IC USING LOW POWER BUS ARCHITECTURE
A new leakage reduction method for ultra low power VLSI design for portable devices
Power, Control and Embedded Systems (ICPCES), 2012 2nd International Conference, 2012
Low Power VLSI Circuits and Systems
Low Power SOC Design Techniques
2014
Very-Large-Scale Integration
Recent Trends in Low Power VLSI Design
International Journal of Computer and Electrical Engineering, 2014
Leakage Power Reduction in CMOS Logic Circuit Using Various Techniques
International Journal of Research & Review (IJRR)
https://www.ijrrjournal.com/IJRR\_Vol.9\_Issue.11\_Nov2022/IJRR-Abstract13.html, 2022
Design and Realization of CMOS Circuits Using Dual Integrated Technique to Reduce Power Dissipation
Ultra-Low Power Designing for CMOS Sequential Circuits
International Journal of Communications, Network and System Sciences, 2015
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
Solid-State Circuits, …, 1992
Low Power VLSI Circuit Design using Energy Recovery Techniques
Design and Modeling of Low Power VLSI Systems, 2000
Aspects of Low-Power High-Speed CMOS VLSI Design: A Review
Lecture Notes in Networks and Systems
A Comparative Analysis of Low Power and Area Efficient Digital Circuit Design
International Journal of Recent Trends in Engineering and Research, 2017
AN EFFICIENT METHOD FOR REDUCING LEAKAGE POWER IN VLSI DESIGN
Implementation of low power adder design and analysis based on power reduction technique
Microelectronics Journal, 2008
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transistor Technique
IJMER