Solder joints layout design and reliability enhancements of wafer level packaging using response surface methodology (original) (raw)
Related papers
Foreword Wafer-Level Packaging: Interconnects for Enhanced Reliability
IEEE Transactions on Advanced Packaging, 2009
Development of Stretch Solder Interconnections for Wafer Level Packaging
IEEE Transactions on Advanced Packaging, 2000
Investigation of the Trace Line Failure Mechanism and Design of Flexible Wafer Level Packaging
IEEE Transactions on Advanced Packaging, 2000
IEEE Transactions on Components and Packaging Technologies, 2000
Impact of solder pad size on solder joint reliability in flip chip PBGA packages
1999
Design and development of a multi-die embedded micro wafer level package
2008
Effect of solder volume on joint shape with variable chip-to-board contact pad ratio
… and Packaging Poland …, 2008
Improving Solder Joint Reliability of WLP by Means of a Compliant Layer
2006 Thirty-First IEEE/CPMT International Electronics Manufacturing Technology Symposium, 2006
2017
Effects of geometry and temperature cycle on the reliability of WLCSP solder joints
Effect of geometry and temperature cycle on the reliability of WLCSP solder joints
IEEE Transactions on Components and Packaging Technologies, 2000
50 Micron Pitch Wafer Level Packaging Testbed with Reworkable IC-Package Nano Interconnects
2005
Improvement of Board Level Reliability for μBGA Solder Joints Using Underfill
MATERIALS TRANSACTIONS, 2003
Applied Sciences, 2019
Mr. Aditya Kumar (Assistant professor)
IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011