3D-interconnect: Visualization of extrusion and voids induced in copper-filled through-silicon vias (TSVs) at various temperatures using X-ray microscopy (original) (raw)
Related papers
Applied Physics Letters, 2013
Applied Physics Letters, 2018
IEEE Transactions on Device and Materials Reliability, 2019
Journal of Electronic Materials, 2012
Through-Silicon Via Technology for 3D Applications-an Invited Talk
Reliable Design of Electroplated Copper Through Silicon Vias
Volume 4: Electronics and Photonics, 2010
Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV
2009
Microelectronics Reliability, 2010
Procedia Engineering, 2016
Defect and microstructural evolution in thermally cycled Cu through-silicon vias
Microelectronics Reliability, 2014
Local crystallography and stress voiding in Al–Si–Cu versus copper interconnects
Journal of Applied Physics, 1999
IEEE Transactions on Device and Materials Reliability, 2011
Metallization of Vias in Silicon Wafers to Produce Three-Dimensional Microstructures
Russian Microelectronics, 2021
Post-bond test of Through-Silicon Vias with open defects
2014 19th IEEE European Test Symposium (ETS), 2014
IEEE Transactions on Electron Devices, 2014
Stress-Induced Delamination Of Through Silicon Via Structures
2011
Microelectronics Reliability
Test Structures for Characterization of Through-Silicon Vias
IEEE Transactions on Semiconductor Manufacturing, 2012
In situ X-ray Microscopy Studies of Electromigration in Copper Interconnects
Electrical characterization method to study barrier integrity in 3D through-silicon vias
2012 IEEE 62nd Electronic Components and Technology Conference, 2012
Influence of Bosch Etch Process on Electrical Isolation of TSV Structures
IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011
High Aspect Ratio Through-Wafer Interconnect for Three Dimensional Integrated Circuits
2005
2009 IEEE International Electron Devices Meeting (IEDM), 2009
Cryogenic inductively coupled plasma etching for fabrication of tapered through-silicon vias
Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, 2010
First in Operando SEM Observation of Electromigration-Induced Voids in TSV Structures
2013
Failure mechanism of copper through-silicon vias under biased thermal stress
Thin Solid Films, 2013
Effects of Local Crystallography on Stress-Induced Voiding in Passivated Copper Interconnects
1997
Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing
2013
Electrical characterization of 3D Through-Silicon-Vias
2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), 2010
Journal of Materials Science, 2015
Engineering reports, 2022
Development of vertical and tapered via etch for 3D through wafer interconnect technology
2006 8th Electronics Packaging Technology Conference, 2006
Postbond Test of Through-Silicon Vias With Resistive Open Defects
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019