Impact of remnant stress/strain and metal contamination in 3D-LSIs with through-Si vias fabricated by wafer thinning and bonding (original) (raw)
Related papers
Electron Devices Meeting, 1988. IEDM '88. Technical Digest., International
2012
High density 3D LSI technology using W/Cu hybrid TSVs
2011 International Electron Devices Meeting
Japanese Journal of Applied Physics, 2013
Impact of microbump induced stress in thinned 3D-LSIs after wafer bonding
2010 IEEE International 3D Systems Integration Conference (3DIC), 2010
Procedia Engineering, 2016
Microelectronics Reliability
Stress-Induced Delamination Of Through Silicon Via Structures
2011
Locally induced stress in stacked ultrathin Si wafers: XPS and μ-Raman study
2012 IEEE 62nd Electronic Components and Technology Conference, 2012
On the Impact of Through-Silicon-Via-Induced Stress on 65-nm CMOS Devices
IEEE Electron Device Letters, 2013
IEEE Transactions on Device and Materials Reliability, 2011
Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking
2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 2016
2009
Applied Physics Letters, 2013
Modeling Stress in Silicon With TSVs and Its Effect on Mobility
IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011
Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
IBM Journal of Research and Development, 2000
Microelectronic Engineering, 2012
The Effects of Substrate Doping Density on The Electrical Performance of Through-Silicon-Via (TSV)
Through-Silicon Via Technology for 3D Applications-an Invited Talk
2013 Saudi International Electronics, Communications and Photonics Conference, 2013
Stress analysis in 3D IC having Thermal Through Silicon Vias (TTSV)
2013 IEEE 63rd Electronic Components and Technology Conference, 2013
Low Electrical Resistance Silicon Through Vias: Technology and Characterization
56th Electronic Components and Technology Conference 2006, 2006
Stress-induced Effects Caused by 3D IC TSV Packaging in Advanced Semiconductor Device Performance
AIP Conference Proceedings, 2011
Damage Evaluation of Wet-Chemical Si-Wafer Thinning/Backside Via Exposure Process
IEEE Transactions on Components, Packaging and Manufacturing Technology
A Compact Analytic Model of the Strain Field Induced by Through Silicon Vias
IEEE Transactions on Electron Devices, 2000
Journal of Electronic Materials, 2012
Thermal Stresses of Through Silicon Vias and Si Chips in Three Dimensional System in Package
Journal of Electronic Packaging
Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias
Ehrenfried Zschech, Xiaopeng Xu
IEEE Transactions on Device and Materials Reliability, 2000
Residual Stress in Silicon Caused by Cu-Sn Wafer-Level Packaging
Volume 1: Advanced Packaging; Emerging Technologies; Modeling and Simulation; Multi-Physics Based Reliability; MEMS and NEMS; Materials and Processes, 2013
Metallization of Vias in Silicon Wafers to Produce Three-Dimensional Microstructures
Russian Microelectronics, 2021
Electrical characterization of 3D Through-Silicon-Vias
2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), 2010