Cryogenic inductively coupled plasma etching for fabrication of tapered through-silicon vias (original) (raw)
Related papers
Development of vertical and tapered via etch for 3D through wafer interconnect technology
2006 8th Electronics Packaging Technology Conference, 2006
Inductively coupled plasma etching of tapered via in silicon for MEMS integration
Microelectronic Engineering, 2015
Sloped Through Wafer Vias for 3D Wafer Level Packaging
2007
Tapered Through-Silicon-Via Interconnects for Wafer-Level Packaging of Sensor Devices
IEEE Transactions on Advanced Packaging, 2010
Through-Silicon Via Technology for 3D Applications-an Invited Talk
Continuous deep reactive ion etching of tapered via holes for three-dimensional integration
Journal of Micromechanics and Microengineering, 2008
High Aspect Ratio Through-Wafer Interconnect for Three Dimensional Integrated Circuits
2005
Plasma Etching of Tapered Features in Silicon for MEMS and Wafer Level Packaging Applications
Journal of Physics: Conference Series, 2006
CMOS-Compatible Through Silicon Vias for 3D Process Integration
MRS Proceedings, 2006
Journal of Applied Physics, 2017
Silicon etch process options for micro- and nanotechnology using inductively coupled plasmas
Welch Colin, Thorsten Wahlbrink, Andy Goodyear
Microelectronic Engineering, 2006
Z-axis interconnects using fine pitch, nanoscale through-silicon vias: Process development
2004
Microelectronic Engineering, 2013
Microelectronic Engineering, 2012
3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias
IEEE Journal of Solid-state Circuits, 2006
Low Electrical Resistance Silicon Through Vias: Technology and Characterization
56th Electronic Components and Technology Conference 2006, 2006
A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon
56th Electronic Components and Technology Conference 2006, 2006
Semiconductor Technologies, 2010
2008
Integration of High Aspect Ratio Tapered Silicon Via for Silicon Carrier Fabrication
IEEE Transactions on Advanced Packaging, 2009
IEEE Transactions on Advanced Packaging, 2006
J Micromechanic Microengineer, 2009
TSV via-last: Optimization of multilayer dielectric stack etching
2011 IEEE 13th Electronics Packaging Technology Conference, 2011
Fabrication of silicon based through-wafer interconnects for advanced chip scale packaging
Sensors and Actuators A-physical, 2008
Low-cost TSH (through-silicon hole) interposers for 3D IC integration
2014 IEEE 64th Electronic Components and Technology Conference (ECTC), 2014
Implementation of an industry compliant, 5×50μm, via-middle TSV technology on 300mm wafers
Els Van Besien, Eric Beyne, Bart Swinnen
2011 IEEE 61st Electronic Components and Technology Conference (ECTC), 2011
Influence of Bosch Etch Process on Electrical Isolation of TSV Structures
IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011
Origin, control and elimination of undercut in silicon deep plasma etching in the cryogenic process
Microelectronic Engineering, 2005
Advanced time-multiplexed plasma etching of high aspect ratio silicon structures
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2002
Through silicon via technology — processes and reliability for wafer-level 3D system integration
2008 58th Electronic Components and Technology Conference, 2008