Analysis of transition region and accumulation layer effect in the subthreshold slope in SOI nMOSFETs and their influences on the interface trap density extraction (original) (raw)

Extraction of the oxide charges at the silicon substrate interface in Silicon-On-Insulator MOSFET's

Marcelo Antonio Pavanello

Solid-State Electronics, 1999

View PDFchevron_right

Simple Method for Determination of the Interface Trap Density at the Midgap in MOS Structures

Kris Iniewski

physica status solidi (a), 1982

View PDFchevron_right

Analytical modeling of the substrate effect on accumulation-mode SOI pMOSFETs at room temperature and at 77 K

Marcelo Antonio Pavanello

Microelectronic Engineering - MICROELECTRON ENG, 1997

View PDFchevron_right

Interface Trap Density Estimation in FinFETs Using the g m /I D Method in the Subthreshold Regime

R. Hueting, b.k. boksteen

View PDFchevron_right

On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor Substrates

Krishna Teja

IEEE Transactions on Electron Devices, 2008

View PDFchevron_right

Modified boundary condition at Si–SiO 2 interface for modeling of threshold voltage and subthreshold swing of short-channel SOI MESFET’s

Prashant Pandey

Solid-state Electronics, 2005

View PDFchevron_right

Interface Trap Density Metrology of State-of-the-Art Undoped Si n-FinFETs

N. Collaert

IEEE Electron Device Letters, 2000

View PDFchevron_right

On the high-temperature subthreshold slope of thin-film SOI MOSFETs

T. Rudenko

IEEE Electron Device Letters, 2000

View PDFchevron_right

On the Physical Mechanism of NBTI in Silicon Oxynitride p-MOSFETs: Can Differences in Insulator Processing Conditions Resolve the Interface Trap Generation versus Hole Trapping Controversy

Ahmad E Islam

2009

View PDFchevron_right

Observation of gate bias dependent interface coupling in thin silicon-on-insulator metal-oxide-semiconductor field-effect transistors

Yunseop Yu

Journal of Applied Physics, 2007

View PDFchevron_right

Interface trap density metrology from sub-threshold transport in highly scaled undoped Si n-FinFETs

Gerhard Klimeck

Knowledge, Technology & Policy, 2011

View PDFchevron_right

Behavior of the Graded-Channel Fully-Depleted SOI nMOSFET in Subthreshold Regime

Salvador Gimenez

View PDFchevron_right

Elevated field insulator (ELFIN) process for device isolation of ultrathin SOI MOSFETs with top silicon film less than 20 nm

T. Mogami

IEEE Electron Device Letters, 2000

View PDFchevron_right

Comparative study of NBTI as a function of Si film orientation and thickness in SOI pMOSFETs

Alireza Sheikholeslami

Microelectronics Reliability, 2007

View PDFchevron_right

Electrical Analysis of Indium Deep Levels Effects on Kink Phenomena of Silicon NMOSFETs

Neila Hizem

World Journal of Nano Science and Engineering, 2014

View PDFchevron_right

Substrate Effects on the Small-Signal Characteristics of SOI MOSFETs

Dimitri Lederer

32nd European Solid-State Device Research Conference, 2002

View PDFchevron_right

Temperature influence on the gate-induced floating body effect parameters in fully depleted SOI nMOSFETs

Paula Ghedini Der Agopian

Solid-State Electronics, 2008

View PDFchevron_right

Analysis of the gate-source/drain capacitance behavior of a narrow-channel FD SOI NMOS device considering the 3-D fringing capacitances using 3-D simulation

Sally Liu

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

Analytical Modeling of Threshold Voltage and Interface Ideality Factor of Nanoscale Ultrathin Body and Buried Oxide SOI MOSFETs With Back Gate Control

Christoforos Theodorou

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

Gate Oxide Thickness Influence on the Gate Induced Floating Body Effect in SOI Technology

Paula Ghedini Der Agopian

JICS. Journal of integrated circuits and systems, 2020

View PDFchevron_right

Characterization of interface and oxide traps in Ge pMOSFETs based on DCIV technique

Calogero Pace

2009 2nd International Workshop on Electron Devices and Semiconductor Technology, IEDST '09, 2009

View PDFchevron_right

Energy and Spatial Distribution of Traps in nMOSFETs

Bogdan Govoreanu

IEEE Transactions on Device and Materials Reliability

View PDFchevron_right

A self-consistent algorithm to extract interface trap states of MOS devices on alternative high-mobility substrates

Ahmad E Islam

Solid-state Electronics, 2011

View PDFchevron_right

Revision of interface coupling in ultra-thin body silicon-on-insulator MOSFETs

Alexei Nazarov

Semiconductor Physics Quantum Electronics and Optoelectronics

View PDFchevron_right