Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm in different Geometrical Devices (original) (raw)
Related papers
International Journal of Computer Applications, 2017
Implementation of Low Power and Area Efficient Vedic Multiplier
International Journal of Innovative Technology and Exploring Engineering, 2019
Comparative Analysis of 4-bit Multipliers Using Low Power Adder Cells
ijera.com
An Improved Low Power, High Speed CMOS Adder Design for Multiplier
IJSTE - International Journal of Science Technology and Engineering
DESIGN OF LOW POWER MULTIPLIER
A Transistor Level Analysis for a 8-BIT Vedic Multiplier
International Journal of Electronics Signals and Systems, 2012
Low Power High Performance 8bit Vedic Multiplier Using 16nm
WARSE The World Academy of Research in Science and Engineering
International Journal of Emerging Trends in Engineering Research, 2023
TELKOMNIKA JOURNAL, sshikha ssingh
TELKOMNIKA, 2023
Design of Low Power Multiplier Using CNTFET
Prasad Rajendra, Dr Rajendra Prasad
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TECHNOLOGY
DESIGN OF LOW POWER AND HIGH SPEED GDI BASED 8-BIT VEDIC MULTIPLIER
ANVESAK, 2023
Comparative analysis of CMOS and GDI techniques for a 4 bit Multiplier
2019
Modified Vedic Multiplier Based on Homogenous Hybrid Adder for RISC V Applications
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
Area Efficient Vedic Multiplier Based on Homogenous Hybrid Adder for RISC V Applications
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
Comparative Analysis of Low Power 4-bit Multipliers Using 120 nm CMOS Technology
2012
Design of Low-Power Multiplier Using UCSLA Technique
Advances in Intelligent Systems and Computing, 2014
Design & Implementation of 8x8 Multiplier Unit using MT-CMOS Technique
International Journal for Research in Applied Science & Engineering Technology (IJRASET), 2022
Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
2002
Design of Area Optimized , Low Power , High Speed Multiplier Using Optimized PDP Full Adder
2013
Design of Multiplier using Low Power CMOS Technology
A DESIGN OF LOW POWER AND LOW AREA MULTIPLIER USING SHIFT AND ADD ARCHITECTURE
Power and Speed Analysis of CMOS-based Multipliers using VEDIC techniques
Design of Low Power Vedic Multiplier Based on Reversible Logic
IJERT-Design and Implementation of 4-bit Array Multiplier for Low Power in 45nm CMOS Technology
International Journal of Engineering Research and Technology (IJERT), 2014
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems, 2015
A Technical Review of Efficient and High Speed Adders for Vedic Multipliers
High Speed and Reduced Area 16 bit Vedic Multiplier Using Carry Select Adder
Design and Analysis of 8-bit Vedic Multiplier in 90nm Technology using GDI Technique
International Journal of Engineering & Technology, 2018
Physical Design of 64-bit Multiplier and Accumulator (MAC) Unit Using Vedic Multiplier and CLA Adder
Journal of Electrical Engineering and Electronics Design
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier
Gate diffusion input based 4-bit Vedic multiplier design
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Techniques