Gate diffusion input based 4-bit Vedic multiplier design (original) (raw)
Related papers
Comparative analysis of CMOS and GDI techniques for a 4 bit Multiplier
2019
Area Optimization of 8-BIT Multiplier Using Gate Diffusion Input Logic 1
2013
DESIGN OF LOW POWER AND HIGH SPEED GDI BASED 8-BIT VEDIC MULTIPLIER
ANVESAK, 2023
LOW POWER MULTIPLIER DESIGN USING GATE DIFFUSION INPUT CMOS LOGIC
Design and Analysis of 8-bit Vedic Multiplier in 90nm Technology using GDI Technique
International Journal of Engineering & Technology, 2018
A Transistor Level Analysis for a 8-BIT Vedic Multiplier
International Journal of Electronics Signals and Systems, 2012
Implementation of Low Power and Area Efficient Vedic Multiplier
International Journal of Innovative Technology and Exploring Engineering, 2019
Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
2002
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems, 2015
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Power and Speed Analysis of CMOS-based Multipliers using VEDIC techniques
International Journal of Computer Applications, 2017
Design of Multiplier using Low Power CMOS Technology
Efficient 8x8 Multiplier Based On Gate Diffusion Input Technique
Comparative Analysis of 4-bit Multipliers Using Low Power Adder Cells
ijera.com
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TECHNOLOGY
ASIC Implementation of High Speed Area Efficient Arithmetic Unit using GDI based Vedic Multiplier
2015 International Conference on Communication, Information & Computing Technology (ICCICT), 2015
International Journal of Computer Applications, 2017
IJERT-Design and Implementation of 4-bit Array Multiplier for Low Power in 45nm CMOS Technology
International Journal of Engineering Research and Technology (IJERT), 2014
Inverted Gate Vedic Multiplier in 90nm CMOS Technology
American Journal of Electrical and Computer Engineering
Low Power High Performance 8bit Vedic Multiplier Using 16nm
WARSE The World Academy of Research in Science and Engineering
International Journal of Emerging Trends in Engineering Research, 2023
2013
International journal of computer applications, 2013
Design of Low Power Vedic Multiplier Based on Reversible Logic
Design of low power delay efficient Vedic multiplier using reversible gates
Navya Shree G, D Avnesh Kumar, Ijariit Journal
International Journal of Engineering Research and Technology (IJERT), 2021
Implementation of 2-bit Multiplier Circuit Using Pass Transistor Logic
International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2022
Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
International Journal of Science and Research (IJSR), 2015
IJERT-Efficient 8x8 Multiplier Based On Gate Diffusion Input Technique
International Journal of Engineering Research and Technology (IJERT), 2013
Comparative Analysis of 4-bit CMOS Multipliers
Comparison of Sleep Transistor Techniques in the Design of 8-Bit Vedic Multiplier
2018 International Conference on Emerging Trends and Innovations In Engineering And Technological Research (ICETIETR), 2018
Comparative Analysis of Low Power 4-bit Multipliers Using 120 nm CMOS Technology
2012
International Journal of Engineering Research & Technology (IJERT), 2020
IMPLEMENTATION OF HIGH SPEED LOW POWER VEDIC MULTIPLIER USING REVERSIBLE LOGIC