Hardware Implementation and Testing of Log-MAPP Decoder Based on Novel Un-grouped Sliding-Window Technique (original) (raw)
Related papers
High performance and low complexity Max-Log-MAP algorithm for FPGA turbo decoder
The 7th International Conference on Advanced Communication Technology, 2005, ICACT 2005., 2005
Mathematical Implementation of MAX LOG MAP Algorithm for Low Power Applications in Turbo Decoders
2014
Design and implementation of log domain decoder
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2020
FPGA implementation of high-speed parallel maximum a posteriori (MAP) decoders
2009
A Programmable Max-Log-MAP Turbo Decoder Implementation
VLSI Design, 2008
Design and Analysis of Low Power Dual Binary ML MAP Decoder Using VLSI Technology
2015
Performance evaluation of a Turbo Codec with Log-MAP algorithm on FPGA and CPU
2011 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2011
Performance Analysis of a Modified MAP Decoder Architecture for Low Power Dissipation
Circuits, Systems, and Signal Processing, 2015
High speed low complexity radix-16 Max-Log-MAP SISO decoder
2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), 2012
Area Efficient of Max Log Map Algorithm Using SB/DB Methods for Turbo Decoder
Innovative Research Publications
REVIEW OF LOW POWER DUAL MODE MLMAP DECODER FOR TURBO DECODING IN VLSI TECHNOLOGY
An Improved Throughput for Non-Binary Low-Density-Parity-Check Decoder
Computer Engineering and Applications, 2020
IJERT-A Novel Turbo Decoder Architecture for High Throughput WSN using LUT-log BCJR Algorithm
International Journal of Engineering Research and Technology (IJERT), 2013
VHDL Implementation of a Turbo Decoder With Log-MAP-Based Iterative Decoding
IEEE Transactions on Instrumentation and Measurement, 2004
A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA, and GPU Architectures
Ramesh Chinthala, Oscar Ferraz
IEEE Communications Surveys & Tutorials, 2021
IEEE Transactions on Communications
An Fpga Implementation Belief Propagation Decoding Algorithm
2013
DSP BASED IMPLEMENTATION OF DECODING TECHNIQUE FOR CONSTANT THROUGHPUT
An FPGA realization of simplified turbo decoder architecture
International Journal of Physical Sciences, 2011
VLSI Implementation of a Non-Binary Decoder Based on the Analog Digital Belief Propagation
IEEE Transactions on Signal Processing, 2014
A High-Throughput FPGA Architecture for Joint Source and Channel Decoding
IEEE Access, 2017
Lecture Notes in Electrical Engineering, 2009
LOW COMPLEXITY TURBO DECODER WITH MODIFIED ACS
IAEME PUBLICATION, 2014
IEEE Transactions on Circuits and Systems I-regular Papers, 2006
Turbo encoder and decoder chip design and FPGA device analysis for communication system
International Journal of Reconfigurable and Embedded Systems (IJRES), 2023
International Journal of Engineering Sciences & Research Technology, 2014
Memory sub-banking scheme for high throughput MAP-based SISO decoders
IEEE Transactions on Very Large Scale Integration Systems, 2005
International Journal of Engineering Research and Technology (IJERT), 2014
Performance Analysis of Log-map, SOVA and Modified SOVA Algorithm for Turbo Decoder
International Journal of Computer Applications, 2010
VHDL Implementation of different Turbo Encoder using Log-MAP Decoder
Computing Research Repository, 2010