Logic Picture-Based Dynamic Power Estimation for Unit Gate-Delay Model CMOS Circuits (original) (raw)
Related papers
Accurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model
Journal of Advanced Research, 2015
A Probabilistic Power Estimation Method for Combinational Circuits Under Real Gate Delay Model
VLSI Design, 2001
Accurate and fast power estimation of large combinational circuits
Analytical model for high level power modeling of combinational and sequential circuits
Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design, 1999
Accurate power estimation of logic structures based on timed boolean functions
Integrated Circuit …, 2000
A Fast and Accurate Method of Power Estimation for Logic Level Networks
VLSI Design, 2001
IJERT-Design and Implementation of Power Estimation Technique for Digital Circuits
International Journal of Engineering Research and Technology (IJERT), 2014
Analytical models for RTL power estimation of combinational and sequential circuits
… -Aided Design of Integrated Circuits and …, 2000
1999
Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
Static Power Estimation of CMOS Logic Blocks in a Library Free Design Environment
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
Estimation of power dissipation in CMOS combinational circuits
1990
Power reduction and power-delay trade-offs using logic transformations
ACM Transactions on Design Automation of Electronic Systems, 1999
Energy–delay tradeoffs in combinational logic using gate sizing and supply voltage optimization
2002
Dynamic power estimation for deep submicron circuits with process variation
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 2010
Power modeling for high-level power estimation
Very Large Scale Integration (VLSI) …, 2000
Gate-level power estimation using tagged probabilistic simulation
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1998
A static estimation technique of power sensitivity in logic circuits
Design Automation Conference, 2001
Estimating power consumption of CMOS circuits modelled as symbolic neural networks
Iee Proceedings-computers and Digital Techniques, 1996
Power consumption in CMOS combinational logic blocks at high frequencies
Power consumption estimation in CMOS VLSI chips
IEEE Journal of Solid-State Circuits, 1994
Delay optimization considering power saving in dynamic CMOS circuits
2011
Reduction of Power Dissipation in Logic Circuits
International Journal of Computer Applications, 2011
A novel methodology for transistor-level power estimation [CMOS circuits]
Proceedings of 1996 International Symposium on Low Power Electronics and Design, 1996
Power and Delay Analysis of Logic Circuits Using Reversible Gates
2019
A robust method to estimate Power and Delay for Digital Integrated Circuits
NORCHIP, 2009
An Empirical Methodology for Power Analysis of CMOS Integrated Circuits
Elektronika ir Elektrotechnika, 2017
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2010
Petri net modeling of gate and interconnect delays for power estimation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000