A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box (original) (raw)
Related papers
Efficient Implementation of the Rijndael S-box
2000
The 256/384/512-bit version of the Rijndael block cipher
Journal of Computer Science and Cybernetics, 2012
Pipelined Implementation of Dynamic Rijndael S-Box
International Journal of Computer Applications, 2015
Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays - FPGA '03, 2003
A comparative study of hardware architectures for lightweight block ciphers
Computers & Electrical Engineering, 2012
Low latency VLSI architecture of S-box for AES encryption
2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT), 2013
Journal of Mathematics, Mechanics and Computer Science, 2021
Implementation of An Optimized and Pipelined Combinational Logic Rijndael S-Box on FPGA
Low-cost Advanced Encryption Standard (AES) VLSI Architecture: A Minimalist Bit-serial Approach
Proceedings. IEEE SoutheastCon, 2005.
Improved Algoritms in Parallel Evaluation of Large Cryptographic S-Box
2019
Hardware-Dedicated Stream Ciphers
2009
Lecture Notes in Computer Science, 2003
A Low Device Occupation IP to Implement Rijndael Algorithm
Design, Automation, and Test in Europe, 2003
International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004., 2004
Implementation of Stronger S-Box for Advanced Encryption Standard
Performance Analysis of Advanced Encryption Standard (AES) S-boxes
International Journal of Recent Technology and Engineering (IJRTE), 2020
SHC: 8-bit Compact and Efficient S-box Structure for Lightweight Cryptography
IEEE access, 2024
Journal of Computers, 2007
A compact 128/192/256-bits symmetric cryptography hardware module
2016
IJERT-Optimization Of Memory For AES Rijndeal Algorithm Implementation On Embedded System
International Journal of Engineering Research and Technology (IJERT), 2012
Implementation of AES/Rijndael on a dynamically reconfigurable architecture
2007 Design, Automation & Test in Europe Conference & Exhibition, 2007
An Implementation of a Compact 32-Bit Advanced Encryption Standard Design for Embedded Systems
International Journal for Scientific Research and Development, 2014
A Reconfigurable Cryptography Coprocessor RCC for Advanced Encryption Standard AES/Rijndael
… Journal of Information …, 2012
Aproximación metodológica para la implementación asíncrona del algoritmo de Rijndael
INGENIERÍA Y COMPETITIVIDAD
2008
A new counting method to bound the number of active S-boxes in Rijndael and 3D
Designs, Codes and Cryptography, 2016
Fault Detection in Crypto-Devices
Fault Detection, 2010
Implementation and Design of AES S-Box on FPGA
2015
S-box Security Analysis of NIST Lightweight Cryptography Candidates: A Critical Empirical Study
arXiv (Cornell University), 2024
Optimization AES S-box/Inv S-box Using FPGA Implementation
2017
Performance Evaluation of Lightweight Advanced Encryption Standard Hardware Implementation
International Journal of Recent Technology and Engineering (IJRTE), 2019