Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits (original) (raw)
Related papers
Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs
International Journal of Computer Applications, 2014
A Perspective of Gate-Leakage Reduction in Deep SubMicron Ics
2012
Leakage Current Reduction Techniques for CMOS Circuits.
International Journal of Engineering Sciences & Research Technology, 2014
Leakage in Nanometer Scale CMOS Circuits
Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies
IEEE Transactions on Circuits and Systems II: Express Briefs, 2000
International Journal of Engineering Applied Sciences and Technology
Leakage Power Estimation for Deep Submicron Circuits In An ASIC Design Environment
Proceedings of the 2002 Asia and South …, 2002
Low voltage low power CMOS design techniques for deep submicron ICs
VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design, 2000
Optimizing and Recuperating the Leakages in Low Voltage CMOS Circuits
SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, 2022
Standby Leakage Power Reduction Techniques in Deep Sub-Micron CMOS VLSI Circuits
Ijca Proceedings on International Conference on Communication Technology, 2013
Circuit-level techniques to control gate leakage for sub-100 nm CMOS
2002
CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations
Journal of Low Power Electronics and Applications, 2012
Leakage Power Analysis of 25-nm Double-Gate CMOS Devices and Circuits
IEEE Transactions on Electron Devices, 2005
Gate leakage reduction for scaled devices using transistor stacking
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
LEAKAGE POWER REDUCTION TECHNIQUE IN CMOS CIRCUIT: A STATE-OF-THE-ART REVIEW
Review of Leakage Power Reduction in CMOS Circuits
American Journal of Electrical and Electronic Engineering, 2014
Leakage Power and Area Optimization in Cmos Logic Design in Sub Micron Technology
2017
Review of Leakage Power Reduction in CMOS Circuits Cite This Article
Nanoscale CMOS circuit leakage power reduction by double-gate device
Proceedings of the 2004 international symposium on Low power electronics and design, 2004
Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologies
2003
Shifted leakage power characteristics of dynamic circuits due to gate oxide tunneling
2005
Gate oxide leakage current analysis and reduction for VLSI circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
Impact of gate induced drain leakage on overall leakage of submicrometer CMOS VLSI circuits
IEEE Transactions on Semiconductor Manufacturing, 2002
International Journal of Computer Applications, 2013
2003
Leakage current analysis for stack based Nano CMOS Digital Circuits
IJEER, 2014
A Novel Approach for Leakage Power Reduction Techniques in 65nm Technologies
International Journal of VLSI Design & Communication Systems, 2014
Comparison of Leakage Power Reduction Techniques in 65nm Technologies
International Journal of Computer Applications, 2016
IJERT-Comparison of Various Leakage Power Reduction Techniques for CMOS Circuit Design
International Journal of Engineering Research and Technology (IJERT), 2013