Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates (original) (raw)
Related papers
IJERT-Robust Low Leakage Controlled Keeper by Current Comparison Domino for Wide Fan in Gates
International Journal of Engineering Research and Technology (IJERT), 2013
Integration, the VLSI Journal, 2015
A new leakage-tolerant design for high fan-in domino circuits
Febs Letters, 2004
Speeding-up wide-fan in domino logic using a controlled strong PMOS keeper
2008 International Conference on Computer and Communication Engineering, 2008
High speed and leakage-tolerant domino circuits for high fan-in applications in 70nm CMOS technology
2008
IJERT-Leakage Tolerance High Performance Wide Fan-In Domino Logic Circuit Design
International Journal of Engineering Research and Technology (IJERT), 2012
A high speed and leakage-tolerant domino logic for high fan-in gates
2005
An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates
2005
IAETSD-Design and Analysis of Low-Leakage High-Speed Domino Circuit for Wide Fan-In OR Gates.
A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates
Proceedings of the 43rd annual conference on Design automation - DAC '06, 2006
A survey on different keeper design topologies for high speed wide AND-OR domino circuits
2012
Robustness aware high performance high fan-in domino OR logic design
Journal of Semiconductors, 2009
Performance evaluation of domino logic circuits for wide fan-in gates with FinFET
Microsystem Technologies, 2018
Domino logic designs for high-performance and leakage-tolerant applications
Integration, 2013
Compensating for the keeper current of CMOS domino logic using a well designed NMOS transistor
Low power and high performance circuit techniques for high fan-in dynamic gates
SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720), 2004
Circuits and Systems, 2015
A new low-power dynamic circuit for wide fan-in gates
Integration, 2018
High speed wide fan‐in designs using clock controlled dual keeper domino logic circuits
ETRI Journal
HIGH SPEED LOW POWER CMOS DOMINO OR GATE DESIGN IN 16NM TECHNOLOGY
Computer Science & Information Technology (CS & IT) Computer Science Conference Proceedings (CSCP)
Noise-immune dual-rail dynamic circuit for wide fan-in gates in asynchronous designs
IEEJ Transactions on Electrical and Electronic Engineering, 2012
A Technique for Designing High Speed Noise Immune CMOS Domino High Fanin Circuits in 16nm Technology
International Journal of VLSI Design & Communication Systems, 2015
2008
2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2013
Leakage current starved domino logic
Proceedings of the 16th ACM Great Lakes symposium on VLSI - GLSVLSI '06, 2006
Low Leakage Low Power Domino Logic Technique for Wide Fan-In Applications, 40-Bit Tag Comparator
International Journal of Integrated Engineering
Noise-Tolerant XOR-Based Conditional Keeper for High Fan-in Dynamic Circuits
2005 IEEE International Symposium on Circuits and Systems
A Low Power Domino with Differential-Controlled-Keeper
2007 IEEE International Symposium on Circuits and Systems, 2007
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic