A decimal fully parallel and pipelined floating point multiplier (original) (raw)
Related papers
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier
2010 International Conference on Field Programmable Logic and Applications, 2010
International Journal of Reconfigurable Computing, 2010
Design of High Speed Ieee-754 Single-Precision Floating Point Multiplier
A New Family of High.Performance Parallel Decimal Multipliers
18th IEEE Symposium on Computer Arithmetic (ARITH '07), 2007
Improved Design of High-Performance Parallel Decimal Multipliers
IEEE Transactions on Computers, 2010
Design of High Speed, Low Power and Area Efficient 32-Bit Floating Point Multiplier
International Journal of Advance Engineering and Research Development, 2017
High performance, low latency double digit decimal multiplier on ASIC and FPGA
2009 World Congress on Nature & Biologically Inspired Computing (NaBIC), 2009
Fast Combined Decimal/Binary Multiplier Based on Redundant BCD 4221-8421Digit Recoding
Basrah journal for engineering science, 2017
New Low Energy/Power Parallel Decimal Multiplier on FPGA and ASIC
Performance analysis of double digit decimal multiplier on various FPGA logic families
2009 5th Southern Conference on Programmable Logic (SPL), 2009
An Efficient Implementation of Floating Point Multiplier
Decimal multiplication using compact BCD multiplier
2008 International Conference on Electronic Design, 2008
Architectures for multiple constant decimal multiplication
Computers & Electrical Engineering, 2019
Comparative Review of Floating-Point Multiplier Systems
International Journal of Hybrid Information Technology
Design of Floating Point For High Speed Multiplier
Design and Implementation of low power Floating Point Multiplier
IJERT-An Efficient Implementation of Floating Point Multiplier
International Journal of Engineering Research and Technology (IJERT), 2014
Microelectronics Journal, 2013
J-GATE :IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE), 2014
Fast architecture for decimal digit multiplication
Mahmood Fazlali, Hadi Tabatabaee Malazi
Microprocessors and Microsystems, 2015
Synthesis of area Optimized 64 Bit Double Precision Floating Point Multiplier Using VHDL
International Journals for Researchers [ER Publication, WOAR Journals, IJEAS and IJEART]
High Speed Implementation of Floating Point Multiplier for Low Power Design Applications
2016
Implementation of Optimized Floating Point Adder on FPGA
Design of Double Precision Floating Point Multiplication Algorithm with Vector Support
Engineering Research Trends & Articles
International Journal of Microwave Engineering (JMICRO), 2016
2013
RADIX-10 PARALLEL DECIMAL MULTIPLIER
Design of a Floating Point Fast Multiplier with Mode Enabled
Implementation of Dual-Precision Floating Point Multiplier on FPGA
TJPRC, 2013
FPGA IMPLEMENTATION OF HARDWARE EFFICIENT SEQUENTIAL DECIMAL FIXED POINT MULTIPLER
A High-Performance Significand BCD Adder with IEEE 754-2008 Decimal Rounding
2009 19th IEEE Symposium on Computer Arithmetic, 2009
Floating-Point Single-Precision Fused Multiplier-adder Unit on FPGA
A Single/Double Precision Floating-Point Multiplier Design for Multimedia Applications
Istanbul University - Journal of Electrical and Electronics Engineering, 2009
HELIX, 2020