Run-Time Reconfigurable multi-precision floating point multiplier design based on pipelining technique using Karatsuba-Urdhva algorithms (original) (raw)
Related papers
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier
2010 International Conference on Field Programmable Logic and Applications, 2010
HELIX, 2020
Microelectronics Journal, 2013
Implementation of Dual-Precision Floating Point Multiplier on FPGA
TJPRC, 2013
2013
A decimal fully parallel and pipelined floating point multiplier
2008 42nd Asilomar Conference on Signals, Systems and Computers, 2008
J-GATE :IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE), 2014
FPGA Implementation of Complex Floating Point Vedic Multiplier with Minimum Path Delay
2021
An Efficient Implementation of Floating Point Multiplier
IJERT-An Efficient Implementation of Floating Point Multiplier
International Journal of Engineering Research and Technology (IJERT), 2014
2006
Implementation of Optimized Floating Point Arithmetic Unit on Reconfigurable Logic
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
Multipliers for floating-point double precision and beyond on FPGAs
ACM SIGARCH Computer …, 2011
International Journal of Engineering Research and Technology (IJERT), 2014
Design of Generic Floating Point Multiplier and Adder/Subtractor Units
2010 12th International Conference on Computer Modelling and Simulation, 2010
FPGA Implementation Of Low Area Single Precision Floating Point Multiplier
IJSTE - International Journal of Science Technology and Engineering
Efficient Implementation of Pipelined Double Precision Floating Point Unit on FPGA
2013
Design of Floating Point For High Speed Multiplier
Design and Implementation of low power Floating Point Multiplier
FPGA IMPLEMENTATION ON REVERSIBLE FLOATING POINT MULTIPLIER
High Speed Implementation of Floating Point Multiplier for Low Power Design Applications
2016
Flexible Reconfigurable Multiplier Blocks Suitable for Enhancing the Architecture of FPGAs
PROCEEDINGS OF THE IEEE CUSTOM …, 1999
2014
Integer and floating-point constant multipliers for FPGAs
2008 International Conference on Application-Specific Systems, Architectures and Processors, 2008
Design of High Performance Parallel Multiplication using FPGA
FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors
International Journal of Scientific Research in Science and Technology IJSRST
Synthesis of area Optimized 64 Bit Double Precision Floating Point Multiplier Using VHDL
International Journals for Researchers [ER Publication, WOAR Journals, IJEAS and IJEART]
International Journal of Reconfigurable Computing, 2010
Design and Simulation of Pipelined Floating-Point Multiplier using Logisim
International Journal of Recent Technology and Engineering (IJRTE), 2020
Self-Reconfigurable Constant Multiplier for FPGA
ACM Transactions on Reconfigurable Technology and Systems, 2013
FPGA Implementation of Different Multiplier Architectures
Design of very deep pipelined multipliers for FPGAs
… Automation and Test …, 2004
Fast FPGA-based pipelined digit-serial/parallel multipliers
ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)