Interconnected rings and oscillators as gigahertz clock distribution nets (original) (raw)

A Performance Comparison of CMOS Voltage-Controlled Ring Oscillators for its Application to Generation and Distribution Clock Networks

Mónico Linares Aranda

Science Journal of Circuits, Systems and Signal Processing, 2013

View PDFchevron_right

Multi-gigahertz low-power low-skew rotary clock scheme

Paul Franzon

2001

View PDFchevron_right

Analysis and verification of interconnected rings as clock distribution networks

Mónico Linares Aranda

Proceedings of the 14th ACM Great Lakes …, 2004

View PDFchevron_right

Clock distribution networks for 3-D ictegrated Circuits

Eby Friedman

2008 IEEE Custom Integrated Circuits Conference, 2008

View PDFchevron_right

Clock Distribution Networks in 3-D Integrated Systems

Eby Friedman

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000

View PDFchevron_right

Comparisons of Conventional, 3-D, Optical, and RF Interconnects for On-Chip Clock Distribution

Brandon Barnett

IEEE Transactions on Electron Devices, 2004

View PDFchevron_right

Clock and Power Distribution Networks for 3-D Integrated Circuits

Eby Friedman

2000

View PDFchevron_right

Rotary traveling-wave oscillator arrays: a new clock technology

Terry Edwards

IEEE Journal of Solid-State Circuits, 2001

View PDFchevron_right

Clock distribution networks in synchronous digital integrated circuits

Eby Friedman

Proceedings of The IEEE, 2001

View PDFchevron_right

Integrated Power and Clock Distribution Network

Seyed Ebrahim Esmaeili

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013

View PDFchevron_right

Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution Circuits

Rabi Mahapatra

2011 24th Internatioal Conference on VLSI Design, 2011

View PDFchevron_right

Electrical and optical clock distribution networks for gigascale microprocessors

Elias Glytsis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000

View PDFchevron_right

Effect of process variations in 3D global clock distribution networks

Giovanni De Micheli

ACM Journal on Emerging Technologies in Computing Systems, 2012

View PDFchevron_right

A Survey of Clock Distribution Techniques Including Optical and RF Networks

Sachin Chandran

2013

View PDFchevron_right

A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme

Jubayer Jalil

Solid-State Circuits, IEEE Journal of, 1997

View PDFchevron_right

Globally integrated power and clock distribution network

Inna Vaisband

Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010

View PDFchevron_right

High Performance Clock Distribution Networks

Eby Friedman

1997

View PDFchevron_right

A Comparitive Study of On-Chip Clock Generators Using a-IGZO TFTs for Flexible Electronic Systems

Nishtha Wadhwa

2018 International Flexible Electronics Technology Conference (IFETC)

View PDFchevron_right

Optimal Design of Clock Trees for Multigigahertz Applications

Roberto Suaya

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004

View PDFchevron_right

Design Methodology for Global Resonant ${\rm H}$-Tree Clock Distribution Networks

Eby Friedman

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000

View PDFchevron_right

Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters

Chih-ming Hung

IEEE Journal of Solid-State Circuits, 2002

View PDFchevron_right

design and performance analysis of nine stages cmos BASED ring oscillator A report submitted in partial fulfillment of requirements of the project based lab work of

Saipriya Rentachintala

View PDFchevron_right

Resonant clocking using distributed parasitic capacitance

Tuyet Nguyen

2003

View PDFchevron_right

Development of Varied CMOS Ring Oscillator Topologies in 0.13-μm CMOS Technology

Sohiful Anuar Zainol Murad

Applied Mechanics and Materials, 2013

View PDFchevron_right

Low Power Clock Network Design

Eby Friedman

Journal of Low Power Electronics and Applications, 2011

View PDFchevron_right

Distribution in Low Power Clock Using Multiple Voltages and Reduced Swings

PEEYUSH AGARWAL

2014

View PDFchevron_right

High-speed interconnections using true single-phase clocking

Yvon Savaria

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI), 1995

View PDFchevron_right