Decimation Filter Research Papers - Academia.edu (original) (raw)

0 Followers

Recent papers in Decimation Filter

• Top Papers
• Most Cited Papers
• Most Downloaded Papers
• Newest Papers
• People

The major focus of this paper is to analyze the different realization of Interpolation/Decimation Filter Structures that supports WLAN applications. Based on overall sampling rate (M=12) is used to design the efficient... more

The major focus of this paper is to analyze the different realization of Interpolation/Decimation Filter Structures that supports WLAN applications. Based on overall sampling rate (M=12) is used to design the efficient interpolation/decimation FIR filter structure for WLAN-b and WLAN-g applications. Polyphase realization FIR filter is tailored in such a way to reduce the computation complexity of the filter to save the delay with polyphase structure will reduce the power consumption of DDC. Finally the results show that the presented structure consumes less computation compared to other structures considered for analysis.

• • by IJIRST - International Journal for Innovative Research in Science and Technology
  • •
  • Multistage, Decimation Filter, Down Sampling, Finite Impulse Response Filter
• • by Adel Ghazel
  • •
  • Distributed Computing, Architecture, Field-Programmable Gate Arrays, Broadband Networks
• • by Andreas Hierlemann
  • •
  • Low noise amplifier, Cantilever, Chip, Decimation Filter

The hardware portion of the Harris Semiconductor Personal Computer Multimedia System is a five chip set which implements, in conjunction with a host processor and associated software and firmware, a complete H.320 video teleconferencing... more

The hardware portion of the Harris Semiconductor Personal Computer Multimedia System is a five chip set which implements, in conjunction with a host processor and associated software and firmware, a complete H.320 video teleconferencing capability over ISDN 2B lines. The chip set is comprised of a PAL/NTSC video encoder, a PAL/NTSC video decoder, a video codec, a bus interface and audio processor chip, and an audio codec. All five chips in the set are implemented in a 0.5 or 0.6 micron CMOS process. Each of the chips implement digital signal processing algorithms of varying levels of complexity and flexibility. These levels range from standard interpolation and decimation filter implementations found on the audio codec to dual programmable digital signal processor cores found on the bus interface and audio processor chip.

• • by David Chester
  • •
  • Computer Science, Digital Signal Processing, Hardware, Firmware
• • by Timo Rahkonen
  • •
  • Fading, First-Order Logic, Low Power Consumption, Low Power Electronics

This paper describes the design of a decimation filter for use with a 4th order band-pass ΣΔ modulator adapted for multi-standards wireless transceivers. The simulations undertaken demonstrated that GSM and DECT standards specifications... more

This paper describes the design of a decimation filter for use with a 4th order band-pass ΣΔ modulator adapted for multi-standards wireless transceivers. The simulations undertaken demonstrated that GSM and DECT standards specifications are met by a filtering cascade structure composed of 5th order comb filter, 2 half-band filter stages and a droop-correction filter. A fixed-point architectural design was defined

• • by Adel Ghazel
  • •
  • Engineering, Computer Science, Chemistry, Architectural Design
• • by Jerzy Dabrowski
  • •
  • Network Analysis, Sampling methods, Noise estimation, Radio Frequency

Log In