A Novel and High Performance Implementation of 8x8 Multiplier based on Vedic Mathematics using 90nm Hybrid PTL /CMOS Logic (original) (raw)
Related papers
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TECHNOLOGY
Design & Implementation of 8x8 Multiplier Unit using MT-CMOS Technique
Implementation of Low Power and Area Efficient Vedic Multiplier
International Journal of Innovative Technology and Exploring Engineering, 2019
A Transistor Level Analysis for a 8-BIT Vedic Multiplier
International Journal of Electronics Signals and Systems, 2012
DESIGN OF LOW POWER AND HIGH SPEED GDI BASED 8-BIT VEDIC MULTIPLIER
ANVESAK, 2023
IJERT-Design and Implementation of 3*3 Array Multiplier using DPTL Logic
International Journal of Engineering Research & Technology (IJERT), 2020
2021
Power and Speed Analysis of CMOS-based Multipliers using VEDIC techniques
Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
2002
Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier
Design and Analysis of 8-bit Vedic Multiplier in 90nm Technology using GDI Technique
International Journal of Engineering & Technology, 2018
International Journal of Engineering Research and, 2015
International Journal of Computer Applications, 2017
Review on Recent Advances in VLSI Multiplier
International journal of engineering research and technology, 2021
High speed ASIC design of complex multiplier using Vedic Mathematics
IEEE Technology Students' Symposium, 2011
Design of Low Power Vedic Multiplier Based on Reversible Logic
International Journal of Engineering Research & Technology (IJERT), 2020
2013
Implementation of an Efficient Multiplier based on Vedic Mathematics Using High speed adder
2014
Implementation of Power Efficient Vedic Multiplier
International Journal of Computer Applications, 2012
FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics
2015 International Conference on Communication, Information & Computing Technology (ICCICT), 2015
Low Power High Performance 8bit Vedic Multiplier Using 16nm
WARSE The World Academy of Research in Science and Engineering
International Journal of Emerging Trends in Engineering Research, 2023
Design of 8 Bit Vedic Multiplier Using VHDL
2014
Design of Optimized Vedic Multiplier
IRJET, 2022
Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool
IJSRD - International Journal for Scientific Research and Development
IJSRD, 2013
International Journal of Engineering Research and Technology (IJERT), 2015
Design and Implementation of 8-BIT Vedic Multiplier
2017
Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
International Journal of Science and Research (IJSR), 2015
Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier
International Journal of Scientific Research in Science and Technology IJSRST
A Comparative Analysis of Vedic multiplier with Array and Wallace Tree multiplier using Cadence
IRJET, 2022
International Journal of Computer Applications, 2017
International Journal for Research in Applied Science & Engineering Technology (IJRASET), 2022
Design of Area Optimized , Low Power , High Speed Multiplier Using Optimized PDP Full Adder
2013