MOS C-V characterization of ultrathin gate oxide thickness (1.3-1.8 nm) (original) (raw)

A Physically Based Compact Gate$Chbox--V$Model for Ultrathin (EOT$sim1~hbox nm$and Below) Gate Dielectric MOS Devices

Leonard Register

IEEE Transactions on Electron Devices, 2005

View PDFchevron_right

Carrier transport and related phenomena in MOS devices

Materials Science in Semiconductor Processing, 2006

View PDFchevron_right

A capacitance–voltage model for polysilicon-gated MOS devices including substrate quantization effects based on modification of the total semiconductor charge

Solid-State Electronics, 2003

View PDFchevron_right

Modeling and characterization of quantization, polysilicon depletion, and direct tunneling effects in MOSFETs with ultrathin oxides

Douglas Buchanan

IBM Journal of Research and Development, 1999

View PDFchevron_right

Quantum Simulation of Nanoscale Surround-Gate MOS Devices

View PDFchevron_right

Modeling of Inversion Layer Centroid and Polysilicon Depletion Effects on Ultrathin-Gate-Oxide MOSFET Behavior: The Influence of Crystallographic Orientation

IEEE Transactions on Electron Devices, 2007

View PDFchevron_right

From ab initio properties of the Si-SiO 2 interface, to electrical characteristics of metal-oxide-semiconductor devices

Enrico Sangiorgi

Journal of Physics: Conference Series, 2010

View PDFchevron_right

Quantum-mechanical modeling of accumulation layers in MOS structure

IEEE Transactions on Electron Devices, 1992

View PDFchevron_right

Compact model of drain-current in Double-Gate MOSFETs including carrier quantization and short-channel effects

2006

View PDFchevron_right

An effective model for analysing tunneling gate leakage currents through ultrathin oxides and high-k gate stacks from Si inversion layers

Bogdan Govoreanu

Solid-State Electronics, 2004

View PDFchevron_right

Modeling Aspects of Sub-100-nm MOSFETs for ULSI-Device Applications

IEEE Transactions on Electron Devices, 2007

View PDFchevron_right

Modeling of Gate Current and Capacitance in Nanoscale-MOS Structures

Pinaki Mazumder

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide

Solid-state Electronics, 1998

View PDFchevron_right

Self-consistent modeling of accumulation layers and tunneling currents through very thin oxides

Applied Physics Letters, 1996

View PDFchevron_right

Comparison of Three Quantum Correction Models for the Charge Density in MOS Inversion Layers

Journal of Computational Electronics, 2002

View PDFchevron_right

A review of gate tunneling current in MOS devices

Microelectronics Reliability, 2006

View PDFchevron_right

Interface States Beyond Band Gap and Their Impact on Charge Carrier Mobility in MOSFETs

IEEE Transactions on Electron Devices, 2012

View PDFchevron_right

A comparison of advanced transport models for the computation of the drain current in nanoscale nMOSFETs

Giuseppe Iannaccone

Solid State Electronics, 2009

View PDFchevron_right

Modeling C–V characteristics of deep sub-0.1 micron mesoscale MOS devices

Solid-State Electronics, 2004

View PDFchevron_right

Carrier mobility and current saturation in the MOS transistor

Steven Hofstein

IEEE Transactions on Electron Devices, 1965

View PDFchevron_right