A 6-fJ/conversion-step 200-kSps asynchronous SAR ADC with attenuation capacitor in 130-nm CMOS (original) (raw)
Related papers
Analysis and optimization of a SAR ADC with Attenuation Capacitor
A low-power 10-bit 0.01-to-12-MS/s asynchronous SAR ADC in 65-nm CMOS
João Navarro Soares Junior Navarro
Analog Integrated Circuits and Signal Processing, 2021
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure
A low power 12-bit 1MSps SAR ADC with capacitor array network
A 1.2V 8 Bit Sar Analog to Digital Converter in 90NM Cmos
A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
Electronics, 2020
Design of a Low Power 10-b 8-MS/s Asynchronous SAR ADC with On-Chip Reference Voltage Generator
MDPI Electronics, 2020
Analog Integrated Circuits and Signal Processing, 2019
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
Journal of Electrical and Computer Engineering Innovations
2017
A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios
Harmke de Groot, Kathleen Philips, Nick van der Meijs
IEEE Journal of Solid-State Circuits, 2000
International Journal of Circuits, Systems and Signal Processing
Low power design of asynchronous SAR ADC
2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 2016
A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS
Analog Integrated Circuits and Signal Processing, 2016
Two advanced energy-back SAR ADC architectures with 99.21 and 99.37 % reduction in switching energy
Analog Integrated Circuits and Signal Processing, 2016
Low Power 10-BIT 1MS/s Asynchronous SAR ADC for RSSI Applications
ITC-CSCC, 2019
A Low-Power 12-Bit 20 MS/s Asynchronously Controlled SAR ADC for WAVE ITS Sensor Based Applications
Sensors
An Energy-Efficient Hierarchical Architecture for Time-Interleaved SAR ADC
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019
An efficient threshold voltage generation for SAR ADCs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
IEEE Journal of Solid-State Circuits, 2000
Design and Implementation of 10 Bit, 2MS/s Split SAR ADC Using 0.18um CMOS Technology
International Journal of VLSI Design & Communication Systems, 2015
A low power 10 bit SAR ADC with variable threshold technique for biomedical applications
SN Applied Sciences, 2019
A Novel Architecture For An Energy Efficient And High Speed Sar Adc
2016
A compact 4-to-8-bit nonbinary SAR ADC based on 2 bits per cycle DAC architecture
Sādhanā, 2019
An 8-Bit, 100-MSPS Fully Dynamic SAR ADC for Ultra-High Speed Image Sensor
2017
Design, Implementation and Comparison of Optimized low power SAR-ADC Module
International Journal of Research, 2017
Design of a 0.4 V, 8.43 ENOB, 5.29 nW, 2 kS/s SAR ADC for Implantable Devices
Electronics
A high energy-efficiency and low-area switching scheme for SAR ADCs
Analog Integrated Circuits and Signal Processing, 2020
A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
Analog Integrated Circuits and Signal Processing, 2011
A 16-bit 16MS/s SAR ADC with on-chip calibration in 55nm CMOS
2017 Symposium on VLSI Circuits, 2017
A Low Energy and Area Efficient Switching Scheme for a Charge Redistribution SAR ADC Architecture
2021