Towards Defect-Tolerant Nanoscale Architectures (original) (raw)
Related papers
Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids
IEEE Transactions on Circuits and Systems I-regular Papers, 2007
Transistor-Level Defect Tolerant Digital System Design at the Nanoscale
faculty.kfupm.edu.sa
Self-Healing Wire-Streaming Processors on 2-D Semiconductor Nanowire Fabrics
2006
Fault and Defect Tolerant Architectures for Nano-computing
2009
Transistor-level based defect tolerance for reliable nanoelectronics
2008 IEEE/ACS International Conference on Computer Systems and Applications, 2008
Comparison of fault-tolerance techniques for massively defective fine-and coarse-grained nanochips
2009
Combined Defect and Fault Tolerance for Reconfigurable Nanofabrics
2008
Design of high-yield defect-tolerant self-assembled nanoscale memories
2007 IEEE International Symposium on Nanoscale Architectures, 2007
Tools and techniques for evaluating reliability of defect-tolerant nano architectures
2004
A Reconfiguration-Based Defect-Tolerant Design Paradigm for Nanotechnologies
IEEE Design and Test of Computers, 2005
Evaluating the Reliability of Defect-Tolerant Architectures for Nanotechnology
2003
On fault tolerance techniques towards nanoscale circuits and systems
2005
A hierarchical defect repair approach for hybrid nano/CMOS memory reliability enhancement
Microelectronics Reliability, 2014
System-level design for nano-electronics
2007 14th Ieee International Conference on Electronics, Circuits and Systems, Vols 1-4, 2007
Defect-Tolerant N 2-Transistor Structure for Reliable Design at the Nanoscale
A Model for Variation- and Fault-Tolerant Digital Logic using Self-Assembled Nanowire Architectures
Resilience through Self-Configuration in the Future Massively Defective Nanochips
2007
Developing Fault Models for Nanowire Logic Circuits
… at IEEE Int. Conf. on Dependable …
Fault tolerant structures for nanoscale gates
2007 7th IEEE Conference on Nanotechnology (IEEE NANO), 2007
A defect- and fault-tolerant architecture for nanocomputers
Nanotechnology, 2003
Defect-tolerant N2-transistor structure for reliable nanoelectronic designs
IET Computers & Digital Techniques, 2009
Resilience, Production Yield and Self-Configuration in the Future Massively Defective Nanochips
13th IEEE International On-Line Testing Symposium (IOLTS 2007), 2007
Combining static and dynamic defect-tolerance techniques for nanoscale memory systems
2007
Reliability analysis of fault-tolerant reconfigurable nano-architectures
Workshop, Nov, 2004
NANOLAB-a tool for evaluating reliability of defect-tolerant nanoarchitectures
Nanotechnology, IEEE Transactions on, 2005
Physical Fault Tolerance of Nanoelectronics
Physical Review Letters, 2011
Reliability-aware design for nanometer-scale devices
2008 Asia and South Pacific Design Automation Conference, 2008
Scalable defect mapping and configuration of memory-based nanofabrics
Tenth IEEE International High-Level Design Validation and Test Workshop, 2005., 2005
Fault tolerant nanoarray circuits: Automatic design and verification
G. Turvani, P. Ranone, Massimo Ruo Roch
2014 IEEE 32nd VLSI Test Symposium (VTS), 2014