Fault tolerant nanoarray circuits: Automatic design and verification (original) (raw)
Related papers
Testing Nanoarrays Fault Tolerance
2013
Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids
IEEE Transactions on Circuits and Systems I-regular Papers, 2007
Developing Fault Models for Nanowire Logic Circuits
… at IEEE Int. Conf. on Dependable …
Fault and Defect Tolerant Architectures for Nano-computing
2009
On fault tolerance techniques towards nanoscale circuits and systems
2005
Fault-tolerant programmable logic array for nanoelectronics
International Journal of Circuit Theory and Applications, 2012
A flexible simulation methodology and tool for nanoarray-based architectures
2010 IEEE International Conference on Computer Design, 2010
Fault tolerant structures for nanoscale gates
2007 7th IEEE Conference on Nanotechnology (IEEE NANO), 2007
Towards Defect-Tolerant Nanoscale Architectures
2006
Physical Fault Tolerance of Nanoelectronics
Physical Review Letters, 2011
Tools and techniques for evaluating reliability of defect-tolerant nano architectures
2004
Comparison of fault-tolerance techniques for massively defective fine-and coarse-grained nanochips
2009
NANOLAB-a tool for evaluating reliability of defect-tolerant nanoarchitectures
Nanotechnology, IEEE Transactions on, 2005
Reliability analysis of fault-tolerant reconfigurable nano-architectures
Workshop, Nov, 2004
Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics
IEEE Design and Test of Computers, 2005
Combined Defect and Fault Tolerance for Reconfigurable Nanofabrics
2008
Fault-tolerance in nanocomputers: a cellular array approach
IEEE Transactions on Nanotechnology, 2004
A defect- and fault-tolerant architecture for nanocomputers
Nanotechnology, 2003
Evaluating the Reliability of Defect-Tolerant Architectures for Nanotechnology
2003
Fault Tolerance Issues in Nanoelectronics
PhD thesis, University College London, 2008
Analysis of reliability for fault tolerant design in NANO CMOS logic circuit
Experimental and Theoretical NANOTECHNOLOGY
Transistor-Level Defect Tolerant Digital System Design at the Nanoscale
faculty.kfupm.edu.sa
Tools and Techniques for Evaluating Reliability Trade-Offs for Nano-Architectures
Nano, Quantum and Molecular Computing, 2004
Fault Modeling in Controllable-Polarity Silicon Nanowire Circuits
Fault Rates in Nanochip Devices
Electrochemical Society Proceedings, 1999
Fault-tolerant nanoscale architecture based on linear threshold gates with redundancy
Microprocessors and Microsystems, 2012
A Model for Variation- and Fault-Tolerant Digital Logic using Self-Assembled Nanowire Architectures