IJERT-A Review on ASIC Synthesis Flow Employing Two Industry Standard Tools (original) (raw)
Related papers
3 Advanced ASIC Chip Synthesis 2nd ED
Design-Flow and Synthesis for ASICs: A Case Study
32nd Design Automation Conference, 1995
Advanced.ASIC.Chip.Synthesis.2nd ED
An Optimized Power Performance and Area in ASIC Physical Design
International Journal of Electronics, Electrical and Computational System, 2017
Tutorial 1 - Introduction to ASIC Design Methodology
2000
Optimization of Physically-Aware Synthesis for Digital Implementation Flow
International Journal of Engineering & Technology, 2018
ASIC DSP compiler for optimized synthesis
International Conference on Signal Processing, 2000
High-level synthesis: an essential ingredient for designing complex ASICs
IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004., 2004
Quantitative evaluation of formal based synthesis in ASIC design
Lecture Notes in Computer Science, 1995
Physical Design Automation of Complex ASICs
How to transform an architectural synthesis tool for low power VLSI designs
Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222), 1998
Microelectronics Reliability, 2010
Pre-design consideration and evaluation for ASICs
[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit
2004
Analysis of Power, Performance and Area at sub-micron ASIC implementation
2020
IEEE Circuits and Devices Magazine, 2004
Improvement of ASIC design processes
Design Automation Conference ASP-DAC 2002. IEEE 7th Asia and South Pacific and the IEEE 15th International Conference on VLSI Design, 2002
Automated synthesis design flow of power converter circuits aimed at SOC applications
2011
Layout-driven module selection for register-transfer synthesis of sub-micron ASIC's
1993
Low-power synthesis flow for regular processor design
IEE Seminar Low Power IC Design, 2001
Expert Systems with Applications, 2014
AMGIE-A synthesis environment for CMOS analog integrated circuits
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2001
Memory synthesis for low power ASIC design
Proceedings. IEEE Asia-Pacific Conference on ASIC,
Automated Exploration of the Asic Design Space for Minimum Power-Delay-Area Product at the
2004
Canadian Conference on Electrical and Computer Engineering, 2011
Proceedings of the Great Lakes Symposium on VLSI 2022
Power aware setup timing optimization in physical design of ASICs
Area/Time/Power space exploration in module selection for DSP high level synthesis
Eric Martin M A N G U B A T Taghoy
Int. Workshop, PATMOS, 1997
High-Level Synthesis Optimisation with Genetic Algorithms
Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm
Microprocessors and Microsystems, 2002
AN OPTIMIZATION-BASED TOOL FOR CIRCUIT LEVEL SYNTHESIS ANALOG INTEGRATED CIRCUITS