Automated Exploration of the Asic Design Space for Minimum Power-Delay-Area Product at the (original) (raw)
Related papers
2004
Optimized power-delay curve generation for standard cell ICs
IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002., 2002
RECENT TRENDS OF POWER DELAY FOR LOW POWER & HIGH SPEED VLSI CIRCUITS
Journal ijmr.net.in(UGC Approved)
ENHANCEMENT IN POWER-DELAY PRODUCT BY DRIVER AND INTERCONNECT OPTIMIZATION
Analysis of Power, Performance and Area at sub-micron ASIC implementation
2020
An Optimized Power Performance and Area in ASIC Physical Design
International Journal of Electronics, Electrical and Computational System, 2017
POWER-DELAY EFFICIENT ASYNCHRONOUS DESIGN APPROACH USING GALEOR
IAEME, 2019
Delay optimization considering power saving in dynamic CMOS circuits
2011
Power aware setup timing optimization in physical design of ASICs
Transistor reordering for power minimization under delay constraint
ACM Transactions on Design Automation of Electronic Systems, 1996
Analysis of Modified Feed-Through Logic with Improved Power Delay Product
International Journal of Computer Applications, 2013
Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits
Vlsi-Soc: From Systems To Silicon, 2007
1993
A Low Power Based Asynchronous Circuit Design Using Power Gated Logic
A robust method to estimate Power and Delay for Digital Integrated Circuits
NORCHIP, 2009
Architecture and Design Flow for a Highly Efficient Structured ASIC
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013
Delay optimization of CMOS logic circuits using closed-form expressions
Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)
In-Place Delay Constrained Power Optimization Using
A Novel Approach to Reduce Delay and Power In VLSI Interconnects
2010
Gate delay modeling for static timing analysis of body-biased circuits
2012 IEEE International Conference on IC Design & Technology, 2012
Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation
Lecture Notes in Computer Science, 2011
IEEE Circuits and Devices Magazine, 2004
Linear Delay-cell Design for Low-energy Delay Multiplication and Accumulation
arXiv (Cornell University), 2020
Power-aware hold optimization for ASIC physical synthesis
Low Power Oriented CMOS Circuit Optimization Protocol
Design, Automation and Test in Europe
Power-delay optimization in VLSI microprocessors by wire spacing
ACM Transactions on Design Automation of Electronic Systems, 2009
Area-Delay-Power Efficient Carry-Select Adder
IEEE Transactions on Circuits and Systems II: Express Briefs, 2000
International Journal of Engineering Research and Technology (IJERT), 2014
Closing the power gap between ASIC and custom
Proceedings of the 42nd annual conference on Design automation - DAC '05, 2005
Physical Design Variation in Relative Timed Asynchronous Circuits
2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2017
Fanout optimization under a submicron transistor-level delay model
1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287), 1998
Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558), 2001
From energy-delay metrics to constraints on the design of digital circuits
International Journal of Circuit Theory and Applications, 2012
A Current Shaping Methodology for Low EMI Asynchronous Circuits