Clock jitter generator with picoseconds resolution (original) (raw)
Related papers
Clock jitter estimation based on PM noise measurements
IEEE International Frequency Control Sympposium and PDA Exhibition Jointly with the 17th European Frequency and Time Forum, 2003. Proceedings of the 2003
Low-Cost On-Chip Clock Jitter Measurement Scheme
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
An embedded wide-range and high-resolution CLOCK jitter measurement circuit
2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010
Modeling timing jitter effects in digital-to-analog converters
2009
Clock Jitter Effects on Sampling: A Tutorial
Noise Induced Jitter Performance of Digitally Controlled CMOS Delay Lines
Approximation Approach for Timing Jitter Characterization in Circuit Simulators
Mark M Gourary, kiran kumar gullapalli
2003
Microelectronics Reliability, 2009
Minimization of Jitter in Digital Systems using Dual Phase-locked Loops
2013
Jitter: Basics, relevance and measurement methods
2008 IEEE International Symposium on Electromagnetic Compatibility, 2008
Modeling and Analysis Techniques of Jitter Enhancement Across High-Speed Interconnect Systems
2007 IEEE Electrical Performance of Electronic Packaging, 2007
Jitter analysis for two methods of synchronization for external timing injection
IEEE Transactions on Communications, 1996
A low power, low jitter DLL based low frequency (250 kHz) clock generator
International Journal of Signal and Imaging Systems Engineering, 2014
Analysis of DLL jitter due to substrate noise
2002
Experimental Evaluation of the Jitter Generated in Timing Transfer
IEEE Transactions on Communications, 2000
Low Jitter Circuits in Digital System using Phase Locked Loop
Characterisation and modelling of the ADC jitter
Jitter transfer characteristics of delay-locked loops - theories and design techniques
IEEE Journal of Solid-State Circuits, 2003
A Jitter Attenuating Timing Chain
13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07), 2007
Modeling the Effect of Nonideal Reference Clocks on the Jitter Generated in Timing Transfer
IEEE Transactions on Communications, 2000
A 250-622 MHz deskew and jitter-suppressed clock buffer using two-loop architecture
Solid-State Circuits, …, 1996
VLSI Circuits, 1995. …, 1995
Novel On-Chip Circuit for Jitter Testing in High-Speed PLLs
IEEE Transactions on Instrumentation and Measurement, 2005
Direct digital frequency synthesis of low-jitter clocks
2000
Power Integrity Analysis For Jitter Characterization
2016
Accurate and low jitter time-interval generators based on phase shifting method
Review of Scientific Instruments, 2012
A wide range delay locked loop for low power and low jitter applications
International Journal of Circuit Theory and Applications, 2017
IEEE Transactions on Electromagnetic Compatibility, 2003
AN10007 Jitter and measurement
Measuring the timing jitter of ATE in the frequency domain
IEEE Transactions on Instrumentation and Measurement, 2006
Design of a sub-picosecond-jitter delay-lock-loop for interleaved ADC sample clock synthesis
2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013
On-Chip Jitter Measurement Using Jitter Injection in a 28 Gb/s PI-Based CDR
IEEE Journal of Solid-State Circuits, 2018
Jitter injection for on-chip jitter measurement in PI-based CDRs
2017 IEEE Custom Integrated Circuits Conference (CICC), 2017