DRG-cache: a data retention gated-ground cache for low power (original) (raw)
Related papers
A single-V/sub t/ low-leakage gated-ground cache for deep submicron
IEEE Journal of Solid-State Circuits, 2003
A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime
Proceedings of the 2003 international symposium on Low power electronics and design - ISLPED '03, 2003
A High Density and Low Power Cache Based on Novel SRAM Cell
2013
Leakage energy reduction techniques in deep submicron cache memories: a comparative study
2006 IEEE International Symposium on Circuits and Systems, 2006
New techniques for low power caches
2005
Enabling Low Leakage SRAM Memories at system level: A case study
2016
Static energy reduction techniques for microprocessor caches
IEEE Transactions on Very Large Scale Integration Systems, 2003
Leakage current reduction in data caches on embedded systems
2007
Exploring the limits of leakage power reduction in caches
ACM Transactions on Architecture and Code Optimization, 2005
2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 2013
On the limits of leakage power reduction in caches
2005
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 2007
2002
Bram Rooseleer, Stefan Cosemans
IEEE Journal of Solid-State Circuits, 2000
Leakage power reduction techniques of 45 nm static random access memory (SRAM) cells
10 T Sram Memory Cell for Leakage Reduction and Low Power Operations
2019
Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference - DAC '14, 2014
SRAM Leakage Suppression by Minimizing Standby Supply Voltage
2004
Comparative analysis of SRAM cell with leakage power reduction approaches
International Journal of Engineering & Technology, 2018
Low Power Data-Aware STT-RAM based Hybrid Cache Architecture
Drowsy Caches: Simple Techniques for Reducing Leakage Power
2002
High Read Stability and Low Leakage Cache Memory Cell
2007 IEEE International Symposium on Circuits and Systems, 2007
Low static-power frequent-value data caches
Proceedings Design, Automation and Test in Europe Conference and Exhibition
2014
Low Power High Speed 64 Bit SRAM Architecture using SCCMOS and Drowsy Cache Concept
2016
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption using MTCMOS Technique
A read-decoupled gated-ground SRAM architecture for low-power embedded memories
Integration, the VLSI Journal, 2012
A 12T MT-CMOS low power and low leakage SRAM cell
International Journal of Computer Aided Engineering and Technology, 2017
Design and Analysis of Low Power SRAM using CMOS Technology
International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2019