An ASIC-Ready 1.25–6.25Gb/s SerDes in 90nm CMOS with multi-standard compatibility (original) (raw)
Related papers
A low jitter, low power, CMOS 1.25-3.125Gbps transceiver
2001
2 Gbps SerDes Design Based on IBM Cu-11 (130nm) Standard Cell Technology
2008
Analog Integrated Circuits and Signal Processing, 2014
An 8.0-Gb/s HyperTransport Transceiver for 32-nm SOI-CMOS Server Processors
IEEE Journal of Solid-State Circuits, 2000
An 8Gb/s/link, 6.5mW/Gb/s memory interface with bimodal request bus
2009 IEEE Asian Solid-State Circuits Conference, 2009
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications
2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012
40-43-gb/s oc-768 16:1 MUX/CMU chipset with SFI-5 compliance
IEEE Journal of Solid-State Circuits, 2003
IEEE Journal of Solid-State Circuits, 2014
A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\mu$m CMOS Technology
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
A 10-GB/s SONET-compliant CMOS transceiver with low crosstalk and intrinsic jitter
IEEE Journal of Solid-State Circuits, 2004
A 2.6-GByte/s multipurpose chip-to-chip interface
IEEE Journal of Solid-State Circuits, 1998
2011 IEEE International Solid-State Circuits Conference, 2011
LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS
IEEE Journal of Solid-state Circuits, 2001
Circuit Techniques to Enable 430Gb/s/mm2 Proximity Communication
2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007
POWER EFFICIENT SERDES TRANSCEIVERS FOR HIGH-SPEED SERIAL COMMUNICATION– REVIEW
IAEME PUBLICATION, 2021
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2024
IEEE Journal of Solid-state Circuits, 2005
A 100mW 4/spl times/10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects
IEEE Journal of Solid-state Circuits, 2005
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012
A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI
Jonas Weiss, Thomas Toifl, Thomas Morf
2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007
2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016
A 22-Gb/s PAM-4 Receiver in 90-nm CMOS SOI Technology
Robert Reutemann, Jonas Weiss, Thomas Toifl, Thomas Morf
IEEE Journal of Solid-State Circuits, 2006
IEEE Journal of Solid-State Circuits, 2020
5-Gb/s linear re-driver in 180 nm CMOS technology
Microelectronics Journal, 2018
A single-chip 9-32 mb/s read/write channel for disk-drive applications
Sadik Arf, paolo colletti, david moloney
IEEE Journal of Solid-state Circuits, 1995