Die shrink (original) (raw)

About DBpedia

The term die shrink (sometimes optical shrink or process shrink) refers to the scaling of metal-oxide-semiconductor (MOS) devices. The act of shrinking a die is to create a somewhat identical circuit using a more advanced fabrication process, usually involving an advance of lithographic nodes. This reduces overall costs for a chip company, as the absence of major architectural changes to the processor lowers research and development costs while at the same time allowing more processor dies to be manufactured on the same piece of silicon wafer, resulting in less cost per product sold.

Property Value
dbo:abstract Mit Shrinking (von engl. shrink: schrumpfen, schwinden, auch Die-Shrink) bezeichnet man in der Elektronik das Skalieren (hier: Verkleinern) eines Chip-Modells durch verfeinerte Leiterstrukturen. Verkleinert man bei einem Chip die Strukturbreite beispielsweise von 90 nm auf 65 nm, so benötigt man weniger Betriebsspannung, um den Chip bei gleicher Verarbeitungsgeschwindigkeit zu betreiben. Damit wird auch die Verlustleistung gesenkt, was höhere Arbeitsfrequenzen bei gleicher Chip-Kühlung ermöglicht. Ein weiteres Hauptaugenmerk bei der Verkleinerung der Strukturen liegt bei der Erhöhung der Anzahl der Dies pro Wafer, um die Produktionskosten zu senken. Alternativ können auf gleich großen Dies nach einem Shrink mehr Transistoren untergebracht werden, mit denen sich mehr Cores oder größere Caches realisieren lassen. Praktisch gleicht ein Shrink in der Regel einem kompletten Neudesign, da sich die Bestandteile eines komplexen ICs, wie eines Prozessors, nicht einfach prozentual verkleinern lassen. (de) The term die shrink (sometimes optical shrink or process shrink) refers to the scaling of metal-oxide-semiconductor (MOS) devices. The act of shrinking a die is to create a somewhat identical circuit using a more advanced fabrication process, usually involving an advance of lithographic nodes. This reduces overall costs for a chip company, as the absence of major architectural changes to the processor lowers research and development costs while at the same time allowing more processor dies to be manufactured on the same piece of silicon wafer, resulting in less cost per product sold. (en) En microélectronique, un die shrink est la réduction de la taille d'une puce électronique qui peut s'effectuer selon plusieurs manières : * par changement de technique de gravure : un produit peut être converti par les équipes de développement, par exemple passer de 65 nm de taille de transistor à 45 nm : cela aura pour effet de fortement diminuer les dimensions de la puce. * par une réduction optique de l'impression de la puce sur silicium. Cela a pour avantage de ne pas nécessiter de nouveau développement sur le produit, mais a l'inconvénient de risquer que les composants en interne ne fonctionnent plus de la manière prévue car les modèles ne prennent pas en compte cette réduction optique de la taille des éléments. (fr) Il termine "Die shrink" (conosciuto anche come Optical shrink) è utilizzato in elettronica e più precisamente nei processi di produzione dei circuiti integrati per indicare un semplice "ridimensionamento" del componente. Il Die shrink definisce in sintesi la dimensione del singolo transistor, l'elemento base del circuito integrato. Sebbene si tratti di un termine generico applicabile a tutti i componenti elettronici, viene utilizzato soprattutto per indicare la ri-scalatura del core elaborativo di un processore. In altri termini, quando una CPU viene progettata e poi costruita, essa viene dimensionata in relazione al processo produttivo di cui potrà avvantaggiarsi, ad esempio quello a 90 nm; un "Die shrink" di tale CPU non è altro che la realizzazione dello stesso identico progetto mediante un processo produttivo più avanzato, ad esempio quello a 65 nm. (it) 다이 슈링크(die shrink)는 반도체 소자, 주로 트랜지스터의 단순 반도체 공정을 가리킨다. (ko) 微細化（びさいか、die shrink、optical shrink、process shrink）とは、半導体デバイス特にトランジスタの単純な半導体スケーリングを指す言葉。ダイ（またはチップとも呼ぶ）の微細化は、リソグラフィックノードの進展など発展した製造プロセスで同じような回路を作ることである。 微細化によってチップ製造メーカーの全体的なコストは低減する。なぜならプロセッサの大きな構造上の変更が無いことで研究開発コストが低減し、一方で１枚のシリコンウェハーから作られるプロセッサーダイが増えると製品あたりのコストが低減するためである。 (ja) O termo die shrink (às vezes chamado de optical shrink ou process shrink) refere-se simplesmente à miniaturização dos dispositivos semicondutores, principalmente os transistores. O ato de encolher um die é criar um circuito aparentemente idêntico utilizando um processo de fabricação avançado, geralmente envolvendo um processo de nó litográfico. Isto reduz os custos globais de uma companhia de chip - como a ausência de grandes alterações na arquitetura do processador, diminuindo custos de pesquisa e desenvolvimento – enquanto que ao mesmo tempo permite que mais microcircuitos sejam construídos no mesmo wafer de silício, o que resulta num menor custo por produto vendido. (pt)
dbo:wikiPageExternalLink http://www.umc.com/english/process/f.asp http://www.techpowerup.com/139778/TSMC-Reiterates-28-nm-Readiness-by-Q4-2011.html https://web.archive.org/web/20110823041058/http:/new.eetimes.com/electronics-news/4213880/RDA-SMIC-make-mixed-signal-IC https://web.archive.org/web/20111031070456/http:/www2.renesas.com/process/en/55nmprocess.html https://web.archive.org/web/20121107093712/http:/globalfoundries.com/technology/28nm.aspx https://web.archive.org/web/20131208074221/http:/www.globalfoundries.com/technology/40nm.aspx http://www.eetimes.com/electronics-news/4214792/SiliconBlue-tips-FPGA-move-to-40-nm http://www.eetimes.com/electronics-news/4215986/Design-starts-triple-for-TSMC-at-28-nm http://www.eetimes.com/electronics-products/fpga-pld-products/4111039/ON-Semi-offers-110-nm-ASIC-platform http://www.onsemi.com/PowerSolutions/content.do%3Fid=16649
dbo:wikiPageID 14001145 (xsd:integer)
dbo:wikiPageLength 7050 (xsd:nonNegativeInteger)
dbo:wikiPageRevisionID 1117796886 (xsd:integer)
dbo:wikiPageWikiLink dbr:Samsung_Electronics dbr:Microlithography dbr:Metal-oxide-semiconductor dbr:List_of_Intel_Core_i5_microprocessors dbr:Lithography dbr:Penryn_(microarchitecture) dbr:Pentium_4 dbr:Integrated_circuit dbr:International_Technology_Roadmap_for_Semiconductors dbr:List_of_semiconductor_scale_examples dbr:10_nm dbr:MediaTek dbr:SK_Hynix dbr:Emotion_Engine dbr:Moore's_law dbr:Clock_rate dbr:Microarchitecture dbr:Tick-Tock_model dbr:Toshiba dbr:250_nanometer dbr:ATI_Technologies dbr:Advanced_Micro_Devices dbr:Fabless dbr:Flash_memory dbr:Central_processing_unit dbr:Die_(integrated_circuit) dbr:Graphics_processing_unit dbr:Semiconductor_device_fabrication dbc:Integrated_circuits dbr:Athlon_64_X2 dbc:Semiconductors dbr:TSMC dbr:Photolithography dbr:Business_model dbr:CMOS dbr:PlayStation_2 dbr:Sony dbr:Clarkdale_(microprocessor) dbr:Fabrication_process dbr:Intel dbr:Intel_Core dbr:Nehalem_(microarchitecture) dbr:Nvidia dbr:Random-access_memory dbr:Semiconductor_devices dbr:Silicon_on_insulator dbr:System_on_a_chip dbr:Semiconductor_company dbr:Lithographic dbr:Transistor_count dbr:5_nm dbr:65_nm dbr:90_nm dbr:7_nm dbr:Semiconductor_node dbr:14_nm dbr:Silicon_wafer dbr:130_nm dbr:180_nm dbr:32_nm dbr:3_nm dbr:45_nm dbr:22_nm
dbp:wikiPageUsesTemplate dbt:N/a dbt:Portal dbt:Refimprove dbt:Reflist dbt:See_also dbt:Semiconductor_manufacturing_processes
dcterms:subject dbc:Integrated_circuits dbc:Semiconductors
rdf:type owl:Thing yago:WikicatMicroprocessors yago:Artifact100021939 yago:Chip103020034 yago:Circuit103033362 yago:ComputerCircuit103084420 yago:Conductor103088707 yago:Device103183080 yago:ElectricalDevice103269401 yago:Instrumentality103575240 yago:IntegratedCircuit103577090 yago:Microprocessor103760310 yago:Object100002684 yago:PhysicalEntity100001930 yago:WikicatIntegratedCircuits yago:SemiconductorDevice104171831 yago:Whole100003553
rdfs:comment The term die shrink (sometimes optical shrink or process shrink) refers to the scaling of metal-oxide-semiconductor (MOS) devices. The act of shrinking a die is to create a somewhat identical circuit using a more advanced fabrication process, usually involving an advance of lithographic nodes. This reduces overall costs for a chip company, as the absence of major architectural changes to the processor lowers research and development costs while at the same time allowing more processor dies to be manufactured on the same piece of silicon wafer, resulting in less cost per product sold. (en) En microélectronique, un die shrink est la réduction de la taille d'une puce électronique qui peut s'effectuer selon plusieurs manières : * par changement de technique de gravure : un produit peut être converti par les équipes de développement, par exemple passer de 65 nm de taille de transistor à 45 nm : cela aura pour effet de fortement diminuer les dimensions de la puce. * par une réduction optique de l'impression de la puce sur silicium. Cela a pour avantage de ne pas nécessiter de nouveau développement sur le produit, mais a l'inconvénient de risquer que les composants en interne ne fonctionnent plus de la manière prévue car les modèles ne prennent pas en compte cette réduction optique de la taille des éléments. (fr) 다이 슈링크(die shrink)는 반도체 소자, 주로 트랜지스터의 단순 반도체 공정을 가리킨다. (ko) 微細化（びさいか、die shrink、optical shrink、process shrink）とは、半導体デバイス特にトランジスタの単純な半導体スケーリングを指す言葉。ダイ（またはチップとも呼ぶ）の微細化は、リソグラフィックノードの進展など発展した製造プロセスで同じような回路を作ることである。 微細化によってチップ製造メーカーの全体的なコストは低減する。なぜならプロセッサの大きな構造上の変更が無いことで研究開発コストが低減し、一方で１枚のシリコンウェハーから作られるプロセッサーダイが増えると製品あたりのコストが低減するためである。 (ja) O termo die shrink (às vezes chamado de optical shrink ou process shrink) refere-se simplesmente à miniaturização dos dispositivos semicondutores, principalmente os transistores. O ato de encolher um die é criar um circuito aparentemente idêntico utilizando um processo de fabricação avançado, geralmente envolvendo um processo de nó litográfico. Isto reduz os custos globais de uma companhia de chip - como a ausência de grandes alterações na arquitetura do processador, diminuindo custos de pesquisa e desenvolvimento – enquanto que ao mesmo tempo permite que mais microcircuitos sejam construídos no mesmo wafer de silício, o que resulta num menor custo por produto vendido. (pt) Mit Shrinking (von engl. shrink: schrumpfen, schwinden, auch Die-Shrink) bezeichnet man in der Elektronik das Skalieren (hier: Verkleinern) eines Chip-Modells durch verfeinerte Leiterstrukturen. Verkleinert man bei einem Chip die Strukturbreite beispielsweise von 90 nm auf 65 nm, so benötigt man weniger Betriebsspannung, um den Chip bei gleicher Verarbeitungsgeschwindigkeit zu betreiben. Damit wird auch die Verlustleistung gesenkt, was höhere Arbeitsfrequenzen bei gleicher Chip-Kühlung ermöglicht. Ein weiteres Hauptaugenmerk bei der Verkleinerung der Strukturen liegt bei der Erhöhung der Anzahl der Dies pro Wafer, um die Produktionskosten zu senken. Alternativ können auf gleich großen Dies nach einem Shrink mehr Transistoren untergebracht werden, mit denen sich mehr Cores oder größere Cach (de) Il termine "Die shrink" (conosciuto anche come Optical shrink) è utilizzato in elettronica e più precisamente nei processi di produzione dei circuiti integrati per indicare un semplice "ridimensionamento" del componente. Il Die shrink definisce in sintesi la dimensione del singolo transistor, l'elemento base del circuito integrato. (it)
rdfs:label Shrink (de) Die shrink (en) Die shrink (it) Die shrink (fr) 微細化 (ja) 다이 슈링크 (ko) Die shrink (pt)
rdfs:seeAlso dbr:Transistor_count
owl:sameAs freebase:Die shrink yago-res:Die shrink wikidata:Die shrink dbpedia-de:Die shrink dbpedia-fa:Die shrink dbpedia-fr:Die shrink dbpedia-it:Die shrink dbpedia-ja:Die shrink dbpedia-ko:Die shrink dbpedia-pt:Die shrink dbpedia-tr:Die shrink https://global.dbpedia.org/id/4vuWa
prov:wasDerivedFrom wikipedia-en:Die_shrink?oldid=1117796886&ns=0
foaf:isPrimaryTopicOf wikipedia-en:Die_shrink
is dbo:wikiPageRedirects of dbr:55_nanometer dbr:Half-node dbr:40_nanometer dbr:110_nanometer dbr:Semiconductor_scaling
is dbo:wikiPageWikiLink of dbr:Sandy_Bridge dbr:Silvermont dbr:Process–architecture–optimization_model dbr:List_of_semiconductor_scale_examples dbr:Tick–tock_model dbr:Ryzen dbr:2012_in_science dbr:Apple_silicon dbr:Zen_(first_generation) dbr:Front_end_of_line dbr:Matrox_G200 dbr:Baikal_CPU dbr:Broadwell_(microarchitecture) dbr:U880 dbr:Westmere_(microarchitecture) dbr:22_nm_process dbr:2_nm_process dbr:32_nm_process dbr:3_nm_process dbr:Goldmont dbr:Multi-core_processor dbr:Semiconductor_device_fabrication dbr:Haswell_(microarchitecture) dbr:Athlon dbr:Ivy_Bridge_(microarchitecture) dbr:TeraScale_(microarchitecture) dbr:Arrandale dbr:Xenos_(graphics_chip) dbr:IPad_2 dbr:Intel_Core dbr:Cannon_Lake_(microprocessor) dbr:Northbridge_(computing) dbr:Photomask dbr:Process_variation_(semiconductor) dbr:Nanocomputer dbr:Nanoprobing dbr:Process_corners dbr:Multigate_device dbr:PA-8000 dbr:55_nanometer dbr:Half-node dbr:40_nanometer dbr:110_nanometer dbr:Semiconductor_scaling
is foaf:primaryTopic of wikipedia-en:Die_shrink