Design of Asynchronous Embedded Processor with New Ternary Data Encoding Scheme (original) (raw)
Related papers
Design and Implementation of an Efficient Instruction Set for Ternary Processor
International Journal of Computer Applications, 2013
An Energy-Efficient Ternary Interconnection Link for Asynchronous Systems
2006 IEEE International Symposium on Circuits and Systems
sha vlai, Indonesian Journal of Electrical Engineering and Computer Science
Indonesian Journal of Electrical Engineering and Computer Science, 2022
Low Power Implementation Of Ternary Content Addressable Memory (TCAM)
International Journal of Engineering and Advanced Technology
Encoding Technique for Low Power Design
International Journal of Engineering Research and, 2020
Ternary logic in digital system for high speed, performance and reduction of arithmetic circuitry
LOW ENERGY COMPUTER ARCHITECTURE DESIGNS By Mervat
2019
Proceedings Great Lakes Symposium on VLSI
IJERT-Encoding Technique for Low Power Design
International Journal of Engineering Research and Technology (IJERT), 2020
Lower Power Architecture Design and Compilation Techniques for High-Performance Processors
1994
Low-power control architecture for embedded processors
2002
Power efficient encoding techniques for off-chip data buses
Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems - CASES '03, 2003
Power-efficient Instruction Encoding Optimization for Various Architecture Classes
Journal of Computers, 2008
Power Aware Encoding for the Instruction Address Buses Using Program Constructs
2007
Data Encoding Techniques for Low Power Address and Data Buses
IOSR Journal of Electronics and Communication Engineering, 2014
Energy-efficient encoding techniques for off-chip data buses
ACM Transactions on Embedded Computing Systems, 2009
AN OCTO CODING TECHNIQUE TO REDUCE ENERGY TRANSITION IN LOW POWER VLSI CIRCUITS
Low power architecture design and compilation techniques for high-performance processors
1994
Design and characterization of a low power ternary DSP
2003
A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer
2018
Design of a low power, relative timing based asynchronous MSP430 microprocessor
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 2017
IJERT-Low Power Memory Architecture Design Techniques
International Journal of Engineering Research and Technology (IJERT), 2015
Low power encoding schemes for run-time on-chip bus
The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.
Reducing power consumption of dedicated processors through instruction set encoding
Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222)
An asynchronous ternary logic signaling system
2003
Switching activity minimization by efficient instruction set architecture design
The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., 2002
Lecture Notes in Computer Science, 2004
A Comparative Analysis of Low Power and Area Efficient Digital Circuit Design
Non-Instruction Fetch-Based Architecture Reduces Almost 100 Percent of the Dynamic Power and Energy
2010
Multiple-Valued Logic Circuit Design and Data Transmission Intended for Embedded Systems
Cornell University - arXiv, 2022
Optimization of 1-Bit ALU using Ternary Logic
2003
A New Technology for Reducing Dynamic Power Consumption in 8-Bit ALU Design
Iraqi journal of industrial research, 2022
IJERT-Low Power Microprocessor Design
International Journal of Engineering Research and Technology (IJERT), 2021