Low power architecture design and compilation techniques for high-performance processors (original) (raw)
Related papers
Lower Power Architecture Design and Compilation Techniques for High-Performance Processors
1994
Switching activity minimization by efficient instruction set architecture design
The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., 2002
An Efficient Switching Activity Reduction Technique for On-Chip Data Bus
Context Switching with Multiple Register Windows: A RISC Performance Study
1987
Reducing power consumption of instruction ROMs by exploiting instruction frequency
Asia-Pacific Conference on Circuits and Systems, 2002
Reducing and smoothing power consumption of ROM-based controller implementations
Proceedings of the 23rd symposium on Integrated circuits and system design - SBCCI '10, 2010
2002
Subword Switching Activity Minimization to Optimize Dynamic Power Consumption
IEEE Design & Test of Computers, 2009
Code Transformations for TLB Power Reduction
2009 22nd International Conference on VLSI Design, 2009
Extension of the working-zone-encoding method to reduce the energy on the microprocessor data bus
Power Aware Encoding for the Instruction Address Buses Using Program Constructs
2007
1998
Switching Techniques: Concepts for Low Loss Switching
2013
Software-controlled operand-gating
2004
Address Bus Encoding Techniques for System-Level Power Optimization
Design, Automation, and Test in Europe, 2008
2009 IEEE International Advance Computing Conference, 2009
Proceedings Great Lakes Symposium on VLSI
EURASIP Journal on Embedded Systems, 2013
Controller architectures for switching
2009 American Control Conference, 2009
Switching Activity Reduction Using Scan Shift Operation - EICA152
Low-power control architecture for embedded processors
2002
Lecture Notes in Computer Science, 2006
Hardware Implementation of Real-Time Operating System’s Thread Context Switch
2010
An Optimal Resource Binding Algorithm with Inter-Transition Switching Activities for Low Power
Journal of Low Power Electronics, 2009
A Simple Low-Energy Instruction Wakeup Mechanism
Lecture Notes in Computer Science, 2003
Power management in the Amulet microprocessors
2001
A Comparative study of a Proxy Memory Buffer for Energy Reduction
978-1-4244-4570-7/09/$25.00 ©2009 IEEE
Address Bus Power Exploration in Programmable Processors for Realization of Multimedia Applications
Low power multiplication algorithm for switching activity reduction through operand decomposition
2003
Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems
IEEE Micro, 2000
Novel cross-transition elimination technique improving delay and power consumption for on-chip buses
Integrated Circuit and System …, 2009
Efficient Switching Activity Reduction Technique for Fault Tolerant Data Bus