Ternary logic in digital system for high speed, performance and reduction of arithmetic circuitry (original) (raw)
Related papers
Ternary Digital System : Concepts and Applications
A proposal for the implementation of ternary digital circuits
Microelectronics Journal, 1997
New ternary line codes based on trellis structure
IEEE Transactions on Communications, 1993
Physical Design Implementation of Ternary Arithmetic Circuits
International Journal for Research in Applied Science and Engineering Technology, 2017
Arithmetic Logic Design with ColorCoded Ternary for Ternary Computing
International Journal, 2011
Implementation of Ternary Circuits with-Binary Integrated Circuits
IEEE Transactions on Computers, 1977
Ternary Logic Gates: Advancing Computing with -1, 0, 1 Base
2024
Design and Implementation of an Efficient Instruction Set for Ternary Processor
International Journal of Computer Applications, 2013
Optimization of 1-Bit ALU using Ternary Logic
Design of Asynchronous Embedded Processor with New Ternary Data Encoding Scheme
Lecture Notes in Computer Science, 2006
Design And Implementation Of 2 Bit Ternary ALU Slice
Multiple-Valued Logic Circuit Design and Data Transmission Intended for Embedded Systems
Cornell University - arXiv, 2022
On the optimality of ternary arithmetic for compactness and hardware design
ArXiv, 2016
REALIZATION OF TERNARY-LOGIC BASED SHIFT UP, SHIFT DOWN USING MOSFET
IAEME PUBLICATION, 2013
An asynchronous ternary logic signaling system
2003
Realizing Ternary Logic in FPGAs for SWL DSP Systems
Ternary Trellis Coded Modulation
IEEE Access, 2019
Design and characterization of a low power ternary DSP
2003
Realization of regular ternary logic functions using double-rail logic
Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198), 1999
Design of Low Power Low Voltage Circuit using CMOS Ternary Logic
International Journal of Computer Applications
2017
Design of Ternary Codes for Various Lengths using MSAA
International Journal of Computer Applications, 2015
Ternary circuits: why R=3 is not the Optimal Radix for Computation
ArXiv, 2019
Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
IEEE Access, 2021
Ternary cyclic redundancy check by a new hardware-friendly ternary operator
2016
Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018
MINIMIZATION OF TERNARY COMBINATIONAL CIRCUITS -A SURVEY
Performance of a new single-bit ternary filtering system
… , Networks and Applications …, 2003
On ternary error correcting line codes
IEEE Transactions on Communications, 1989