A 0.2–11.7GHz, high accuracy injection-locking multi-phase generation with mixed analog/digital calibration loops in 28nm FDSOI CMOS (original) (raw)
Related papers
IEEE Journal of Solid-State Circuits, 2000
A 4224 MHz low jitter phase-locked loop in 0.13-μm CMOS technology
Journal of Semiconductors, 2010
A study of phase noise and jitter in submicron CMOS phase-locked loop circuits
Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitter
IEEE Journal of Solid-State Circuits, 1995
A Wideband Injection-Locking Scheme and Quadrature Phase Generation in 65-nm CMOS
IEEE Transactions on Microwave Theory and Techniques, 2014
Fast frequency calibration of VCO's in phase-locked loops
IET Irish Signals and Systems Conference (ISSC 2010), 2010
Phase Locked Loop Design for Fast Phase and Frequency Acquisition
IEEE Journal of Solid-State Circuits, 2017
IEEE Journal of Solid-State Circuits, 2000
Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops
IEEE Transactions on Circuits and Systems I: Regular Papers, 2013
A SubPicosecond Resolution 0.5–1.5 GHz Digital-to-Phase Converter
IEEE Journal of Solid-state Circuits, 2008
Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops
IET Microwaves, Antennas & Propagation, 2013
International Journal of Electronics and Electrical Engineering, 2014
A CMOS Self-Calibrating Frequency Synthesizer
A Reconfigurable High-Frequency Phase-Locked Loop
IEEE Transactions on Instrumentation and Measurement, 2004
A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
Electronics
IEICE Transactions on Electronics, 2016
Switched-loop filter for automatically frequency-calibrated phase-locked loops
Fast Digital Calibration of Static Phase Offset in Charge-Pump Phase-Locked Loops
2011
A simple, unified phase noise model for injection-locked oscillators
2011
Oscillator Phase Noise – Theory and Prediction
Microwave Journal, 2007
Phase noise in digital frequency dividers
IEEE Journal of Solid-state Circuits, 2004
A Fast-Locking Digital Phase-Locked Loop
Third International Conference on Information Technology: New Generations (ITNG'06), 2006
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
International Journal of Microelectronics Engineering (IJME)
IEICE Transactions on Electronics, 2010
Analysis of jitter due to power-supply noise in phase-locked loops
2000
All digital phase-locked loop: concepts, design and applications
IEE Proceedings F Radar and Signal Processing, 1989
2003
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
A 1.75GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers
IEEE Journal of Solid-state Circuits, 2001
A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS
2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2008
Design Techniques for Frequency Synthesizers in Highly Scaled CMOS Technologies
2012
Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration
Journal of Electrical and Computer Engineering, 2013
IJERT-Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
International Journal of Engineering Research and Technology (IJERT), 2016