Multiple-Bit-Flip Detection Scheme for a Soft-Error Resilient TCAM (original) (raw)
Related papers
Towards Tolerating Soft Errors in TCAM
2021 2nd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST), 2021
PEDS: A Parallel Error Detection Scheme for TCAM Devices
Danny Hendler, Anat Bremler-barr
IEEE/ACM Transactions on Networking, 2000
Soft‐error protection of TCAMs based on ECCs and asymmetric SRAM cells
Electronics Letters, 2014
Soft error tolerant Content Addressable Memories (CAMs) using error detection codes and duplication
Microprocessors and Microsystems, 2013
Error Detection and Correction in Content Addressable Memories by Using Bloom Filters
Design and Implementation of a Memory for Joint Improvement of Error Tolerance and Access Efficiency
2014 20th IEEE International Symposium on Asynchronous Circuits and Systems, 2014
Soft Error Tolerance in Memory Applications
International Journal of Advanced Computer Science and Applications
Improving Instruction TLB Reliability with Efficient Multi-bit Soft Error Protection
Microelectronics Reliability, 2019
IEEE Transactions on Computers, 1993
Unidirectional byte error detecting codes for computer memory systems
IEEE Transactions on Computers, 1990
A Low-Energy Variation-Tolerant Asynchronous TCAM for Network Intrusion Detection Systems
2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems, 2013
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
A multiple bit upset tolerant SRAM memory
ACM Transactions on Design Automation of Electronic Systems, 2003
Low Power Implementation Of Ternary Content Addressable Memory (TCAM)
International Journal of Engineering and Advanced Technology
A reconfigurable parallel signature analyzer for concurrent error correction in DRAM
IEEE Journal of Solid-State Circuits, 1990
System-level hardware-based protection of memories against soft-errors
Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic, 2002
PADded cache: a new fault-tolerance technique for cache memories
Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), 1999
Vertically Partitioned SRAM-Based Ternary Content Addressable Memory
International Journal of Engineering and Technology, 2012
Robust Fault Tolerance in Content Addressable Memory Interface
Memory system reliability improvement through associative cache redundancy
IEEE Journal of Solid-State Circuits, 1991
Multiple Errors Detection Technique for RAM
2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 2007
Programmable extended SEC-DED codes for memory errors
29th VLSI Test Symposium, 2011
Low-Area Low-Power And High-Speed TCAMS
2011
IEEE Transactions on Device and Materials Reliability, 2013
Correctable and uncorrectable errors using large scale DRAM DIMMs in replacement network servers
Microelectronics Reliability, 2019
D-TCAM: A High-Performance Distributed RAM Based TCAM Architecture on FPGAs
IEEE Access, 2019
Modifying Hamming code and using the replication method to protect memory against triple soft errors
Wael Toghuj, TELKOMNIKA JOURNAL
TELKOMNIKA Telecommunication Computing Electronics and Control, 2020
IET Circuits, Devices & Systems, 2017
Performance Improvement in SRAM Emulated TCAM
International Journal for Research in Applied Science and Engineering Technology IJRASET, 2020