Timing Optimization and Noise Tolerance Dynamic CMOS Logic Design (original) (raw)
Related papers
High-performance noise-tolerant circuit techniques for CMOS dynamic logic
IET Circuits, Devices & Systems, 2008
On circuit techniques to improve noise immunity of CMOS dynamic logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Timing Optimization and Noise Tolerance for Dynamic CMOS Susceptible to Process Variations
IEEE Transactions on Semiconductor Manufacturing, 2012
Noise Immunity Improvement in Dynamic CMOS circuits
AIP Conference Proceedings, 2010
A Review of Noise Susceptible Transistor in Dynamic Logic Circuits
International Journal of Computer Applications, 2014
A Review On Dynamic Cmos Logic Noise Tolerant Techniques
2019
A novel technique to improve noise immunity of CMOS dynamic logic circuits
Proceedings of the 41st annual conference on Design automation - DAC '04, 2004
Noise margin analysis for dynamic logic circuits
ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.
Implementation of Charge Leakage and Sharing Noise Susceptible Dynamic CMOS Design
INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGYc, 2014
A Low-Power Circuit Technique for Dynamic CMOS Logic
2011
Study on Noise Immunity of Low-Power Static CMOS Digital Design
A new technique for noise-tolerant pipelined dynamic digital circuits
2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), 2002
Noise-tolerance improvement in dynamic CMOS logic circuits
IEE Proceedings - Circuits, Devices and Systems, 2006
Performance Optimization of Dynamic CMOS Circuits through Transistor Sizing
Delay optimization considering power saving in dynamic CMOS circuits
2011
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
2015
Speed and Noise Immunity Enhanced Low Power Dynamic Circuits
A novel low-power and high-speed dynamic CMOS logic circuit technique
2009
Evaluation of power supply noise in CMOS and low noise logic cells
2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, 2008
Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic
2008
Process Variation-Aware Timing Optimization for Dynamic and Mixed-Static-Dynamic CMOS Logic
IEEE Transactions on Semiconductor Manufacturing, 2009
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
Design and Analysis of Improved Domino Logic with Noise Tolerance and High Performance
2014
Noise Immunity Investigation of Low Power Design Schemes(Electronic Circuits)
Ieice Transactions on Electronics, 2006
Noise constrained transistor sizing and power optimization for dual V/sub t/ domino logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Noise Tolerant Circuits for Modified Feedthrough Logic
2013
Static timing analysis including power supply noise effect on propagation delay in VLSI circuits
Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
Accurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model
Journal of Advanced Research, 2015
Estimation of leakage power and delay in CMOS circuits using parametric variation
Perspectives in Science, 2016
Dynamic gates with hysteresis and configurable noise tolerance
2007 IFIP International Conference on Very Large Scale Integration, 2007
IJERT-CS-CMOS: A Low Noise Logic Family for Mixed Signal Integrated Circuits
International Journal of Engineering Research and Technology (IJERT), 2016
Analyzing noise robustness of wide fan-in dynamic logic gates under process variations
A novel approach for noise tolerant energy efficient TSPC dynamic circuit design
Analog Integrated Circuits and Signal Processing
A Survey Analysis on CMOS Integrated Circuits with Clock-Gated Logic Structure