A Survey Analysis on CMOS Integrated Circuits with Clock-Gated Logic Structure (original) (raw)
Related papers
Noise Tolerant Circuits for Modified Feedthrough Logic
2013
High-performance noise-tolerant circuit techniques for CMOS dynamic logic
IET Circuits, Devices & Systems, 2008
On circuit techniques to improve noise immunity of CMOS dynamic logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Study on Noise Immunity of Low-Power Static CMOS Digital Design
An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates
2005
Noise Immunity Investigation of Low Power Design Schemes(Electronic Circuits)
Ieice Transactions on Electronics, 2006
Evaluation of power supply noise in CMOS and low noise logic cells
2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, 2008
A Review of Noise Susceptible Transistor in Dynamic Logic Circuits
International Journal of Computer Applications, 2014
IJERT-CS-CMOS: A Low Noise Logic Family for Mixed Signal Integrated Circuits
International Journal of Engineering Research and Technology (IJERT), 2016
Improved Power Gating Techniques for Reduction of Noise and Leakage Power in VLSI Circuits
Design and Analysis of Improved Domino Logic with Noise Tolerance and High Performance
2014
Leakage Power and Area Optimization in Cmos Logic Design in Sub Micron Technology
2017
IEEE Transactions on Electron Devices, 2010
Noise constrained transistor sizing and power optimization for dual V/sub t/ domino logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
A new low-noise logic family for mixed-signal integrated circuits
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 1999
CS-CMOS A LOW-NOISE LOGIC FAMILY FOR MIXED SIGNAL
A Review On Dynamic Cmos Logic Noise Tolerant Techniques
2019
Timing Optimization and Noise Tolerance Dynamic CMOS Logic Design
International Journal of Computer Applications, 2014
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
Noise Immunity Improvement in Dynamic CMOS circuits
AIP Conference Proceedings, 2010
A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime
Proceedings of the 2003 international symposium on Low power electronics and design - ISLPED '03, 2003
Ultra-fast noise immune CMOS threshold logic gates
Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)
CS-CMOS: A LOW-NOISE LOGIC FAMILY FOR MIXED SIGNAL SOCS
iaeme
DESIGN AND ANALYSIS OF LOW POWER CMOS BASED NAND GATE ON 45NM TECHNOLOGY
IAEME PUBLICATION, 2019
A novel technique to improve noise immunity of CMOS dynamic logic circuits
Proceedings of the 41st annual conference on Design automation - DAC '04, 2004
Implementation of Charge Leakage and Sharing Noise Susceptible Dynamic CMOS Design
INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGYc, 2014
Improvement in radiation-hard CMOS logic gates for noise margin
IEEE International Symposium on Circuits and Systems, 1997
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
2015
Enhancing static noise margin while reducing power consumption
2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013
Novel High-Density Low-Power Logic Circuit Techniques Using DG Devices
IEEE Transactions on Electron Devices, 2005
2008
Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs
International Journal of Computer Applications, 2014
Leakage Power Analysis of 25-nm Double-Gate CMOS Devices and Circuits
IEEE Transactions on Electron Devices, 2005
Noise margin and short-circuit current in FGMOS logics
IEICE Electronics Express, 2011
A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic
Warren Jin, Marco Donato, Alexander Zaslavsky
Proceedings of the great lakes symposium on VLSI - GLSVLSI '12, 2012