Dynamic gates with hysteresis and configurable noise tolerance (original) (raw)
Related papers
High-performance noise-tolerant circuit techniques for CMOS dynamic logic
IET Circuits, Devices & Systems, 2008
Design and Analysis of Improved Domino Logic with Noise Tolerance and High Performance
2014
A Review of Noise Susceptible Transistor in Dynamic Logic Circuits
International Journal of Computer Applications, 2014
A Low-Power Circuit Technique for Dynamic CMOS Logic
2011
An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates
2005
A low-power circuit technique for domino CMOS logic
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
Noise constrained transistor sizing and power optimization for dual V/sub t/ domino logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Speed and Noise Immunity Enhanced Low Power Dynamic Circuits
Low power and high performance circuit techniques for high fan-in dynamic gates
SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720), 2004
A LITERATURE SURVEY AND INVESTIGATION OF VARIOUS HIGH PERFORMANCE DOMINO LOGIC CIRCUITS
Domino Static Gates Final Design Report
2006
A Review On Dynamic Cmos Logic Noise Tolerant Techniques
2019
On circuit techniques to improve noise immunity of CMOS dynamic logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Limited switch dynamic logic circuits for high-speed low-power circuit design
Chandler Mcdowell, Robert Montoye
Ibm Journal of Research and Development, 2006
Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages
7th International Symposium on Quality Electronic Design (ISQED'06), 2006
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
2015
Noise-immune dual-rail dynamic circuit for wide fan-in gates in asynchronous designs
IEEJ Transactions on Electrical and Electronic Engineering, 2012
A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates
Proceedings of the 43rd annual conference on Design automation - DAC '06, 2006
Domino Logic with an Efficient Variable Threshold Voltage Keeper
2005 IEEE International Symposium on Circuits and Systems, 2005
Dual threshold voltage domino logic synthesis for high performance with noise and power constraint
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition
Timing Optimization and Noise Tolerance Dynamic CMOS Logic Design
International Journal of Computer Applications, 2014
Energy efficient and high speed domino logic circuits
2015
High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies
2000
Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Domino logic designs for high-performance and leakage-tolerant applications
Integration, 2013
Transistor sizing for reliable domino logic design in dual threshold voltage technologies
Proceedings of the 11th Great Lakes Symposium on VLSI - GLSVLSI '01, 2001
Compensating for the keeper current of CMOS domino logic using a well designed NMOS transistor
New Low-Power and High-Speed 9T SRAM cell in Dynamic Domino Logic
2013
Synthesis of High Performance Low Power Dynamic CMOS Circuits