Improving the speed of parallel decimal multiplication (original) (raw)
Related papers
Improved Design of High-Performance Parallel Decimal Multipliers
IEEE Transactions on Computers, 2010
A New Family of High.Performance Parallel Decimal Multipliers
18th IEEE Symposium on Computer Arithmetic (ARITH '07), 2007
RADIX-10 PARALLEL DECIMAL MULTIPLIER
New Low Energy/Power Parallel Decimal Multiplier on FPGA and ASIC
Architectures for multiple constant decimal multiplication
Computers & Electrical Engineering, 2019
A decimal fully parallel and pipelined floating point multiplier
2008 42nd Asilomar Conference on Signals, Systems and Computers, 2008
Design of High Performance Parallel Multiplication using FPGA
Fast architecture for decimal digit multiplication
Mahmood Fazlali, Hadi Tabatabaee Malazi
Microprocessors and Microsystems, 2015
Performance analysis of double digit decimal multiplier on various FPGA logic families
2009 5th Southern Conference on Programmable Logic (SPL), 2009
International Journal of Advanced Network, Monitoring and Controls
Circuit and architecture trade-offs for high-speed multiplication
IEEE Journal of Solid-State Circuits, 1991
FPGA IMPLEMENTATION OF HARDWARE EFFICIENT SEQUENTIAL DECIMAL FIXED POINT MULTIPLER
About improving integer multiplication in processors
2020
Design and Implementation of Modified Partial Product Reduction Tree for High Speed Multiplication
International Journal of Reconfigurable and Embedded Systems (IJRES), 2013
Fast Radix-10 Multiplication Using Binary Input and Convert into Decimal Codes
2017
High performance, low latency double digit decimal multiplier on ASIC and FPGA
2009 World Congress on Nature & Biologically Inspired Computing (NaBIC), 2009
A low-power high-radix serial-parallel multiplier
2007 18th European Conference on Circuit Theory and Design, 2007
Approaches for the Parallelization of Software Implementation of Integer Multiplication
High-speed radix-10 multiplication using partial shifter adder tree-based convertor
TELKOMNIKA Telecommunication, Computing, Electronics and Control, 2021
Fast Energy Efficient Radix-16 Sequential Multiplier
Fast Combined Decimal/Binary Multiplier Based on Redundant BCD 4221-8421Digit Recoding
Basrah journal for engineering science, 2017
Decimal multiplication using compact BCD multiplier
2008 International Conference on Electronic Design, 2008
Fast Radix-10 Multiplication Using Redundant BCD Codes
IEEE Transactions on Computers, 2014
Performance Analysis of Reversible Fast Decimal Adders
2007
Hardware Design for Decimal Multiplication
Encyclopedia of Information Science and Technology, Third Edition
Fast redundant binary partial product generators for booth multiplication
2007 50th Midwest Symposium on Circuits and Systems, 2007
Binary-coded decimal digit multipliers
Iet Computers and Digital Techniques, 2007