Approaches for the Parallelization of Software Implementation of Integer Multiplication (original) (raw)
Related papers
About improving integer multiplication in processors
2020
Techniques for Performance Improvement of Integer Multiplication in Cryptographic Applications
Mathematical Problems in Engineering, 2014
Improving the speed of parallel decimal multiplication
IEEE Transactions on Computers, 2009
Design of High Performance Parallel Multiplication using FPGA
IMPLEMENTATION OF MULTIPLICATION ALGORITHM USING VEDIC MULTIPLICATION: A REVIEW
Evaluation of Large Integer Multiplication Methods on Hardware
IEEE Transactions on Computers, 2017
A novel technique for fast multiplication
International Journal of Electronics, 1999
Review Of Fast Multiplication Algorithms For Embedded Systems Design
FPGA Implementation and Analysis of Different Multiplication Algorithm
International Journal of Computer Applications, 2016
Fast Modular Multiplication using Parallel Prefix Adder
International Journal of Trend in Scientific Research and Development
Multiplication Algorithms for VLSI - A Review
Parallelization of Integer Squaring Algorithms with Delayed Carry
Introduction to New Parallel Computer Arithmetics Grounded on Factorizations of Operands
Sequential and Parallel Algorithms for the Addition of Big-Integer Numbers
2012
IJERT, 2014
Implementation of Optimized 64x64-bit Vedic Multiplier
2019
International Journal of Engineering Research and Technology (IJERT), 2014
Speeding up the Multiplication Algorithm for Large Integers
2020
A New Family of High.Performance Parallel Decimal Multipliers
18th IEEE Symposium on Computer Arithmetic (ARITH '07), 2007
Design and Implementation of Floating-Point Addition and Floating-Point Multiplication
International Journal for Research in Applied Science & Engineering Technology (IJRASET), 2022
2016
Improved Design of High-Performance Parallel Decimal Multipliers
IEEE Transactions on Computers, 2010
IRJET, 2021
Design of Double Precision Floating Point Multiplication Algorithm with Vector Support
Engineering Research Trends & Articles
International Journal of Microwave Engineering (JMICRO), 2016
Fast Arithmetic: Speeding up Multiplication, Division, and Addition of n Bit Numbers
Design and Implemenation of High Speed 64-Bit Multiply and Accumulator Unit UsingFPGA
International Journal of Innovative Research in Computer and Communication Engineering, 2015
Parallel Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm
Puvvadi Venkata Krishna Mohan, Sai Sudheer
Implementation of an Efficient Multiplier based on Vedic Mathematics Using High speed adder
2014
DESIGN AND IMPLEMENTATION OF 32-BIT VEDIC MULTIPLIER ON FPGA
Efficient Area and Speed Optimized Multiplication Technique Using Vedic and Tree Addition Structure
Cost-Effective Multiplication with Enhanced Adders for Multimedia Applications
Squaring Algorithms with Delayed Carry Method and Efficient Parallelization
IACR Cryptol. ePrint Arch., 2014
Design of 32 Bit Vedic Multiplier using Carry Look Ahead Adder