Leakage in nanometer scale CMOS circuits (original) (raw)
Related papers
Japanese Journal of Applied Physics, 2009
CMOS MEMS - present and future
Technical Digest. MEMS 2002 IEEE International Conference. Fifteenth IEEE International Conference on Micro Electro Mechanical Systems, 2002
Testing techniques for resistive-open defects in future CMOS technologies
2010 IEEE Asia Pacific Conference on Circuits and Systems, 2010
Timing error tolerance in nanometer ICs
Evaluation of low-leakage design techniques for field programmable gate arrays
Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays - FPGA '04, 2004
Physical and technological limitations of NanoCMOS devices to the end of the roadmap and beyond
The European Physical Journal Applied Physics, 2006
A high density 0.10 μm CMOS technology using low K dielectric and copper interconnect
International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)
System-on-chip beyond the nanometer wall
Proceedings of the 40th conference on Design automation - DAC '03, 2003
Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits
Journal of Mechanical Engineering and Sciences, 2015
Stack Keeper Approach a Novel Technique to Reduce Leakage Power in Cmos Vlsi Design
ESRSA Publications, 2013
Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs
IEEE Transactions on Electron Devices, 2002
Advanced copper interconnections for silicon CMOS technologies
Applied Surface Science, 1995
Future Trends in Microelectronics
2010
Fabrication and characterization of a 0.14 μm CMOS device using ATHENA and ATLAS simulators
Int. Scientific J. of Semiconductor Physics …, 2006
Full On-Chip CMOS Low-Dropout Voltage Regulator
IEEE Transactions on Circuits and Systems I: Regular Papers, 2007
Low temperature MOS device modeling
Proceedings of the Workshop on Low Temperature Semiconductor Electronics
Performance evaluation of ultra-thin gate-oxide CMOS circuits
Solid-State Electronics, 2004
Vertical MOSFETs for High Performance, Low Cost CMOS
2007 International Semiconductor Conference, 2007
Gate Leakage Impact on Full Open Defects in Interconnect Lines
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Degradation of Short-Channel Mos Transistors Stressed at Low Temperature
Le Journal de Physique Colloques, 1988
Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies
IEEE Transactions on Circuits and Systems II: Express Briefs, 2000
A low-voltage CMOS MIN circuit with 3N+ 1 complexity and 10mV/10ns corner error
Investigation of the Causes of Silicon Mos — Transistor Parameters Catastrophic Degradation
Sensor Electronics and Microsystem Technologies, 2014
Fault modeling of physical failures in CMOS VLSI circuits
IEEE Transactions on Circuits and Systems