Stack Keeper Approach a Novel Technique to Reduce Leakage Power in Cmos Vlsi Design (original) (raw)
Related papers
CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations
Journal of Low Power Electronics and Applications, 2012
Standby Leakage Reduction in Nanoscale CMOS VLSI Circuits
International Journal of Computer Applications, 2010
A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design
IJERT-Leakage Power Reduction in CMOS VLSI
International Journal of Engineering Research and Technology (IJERT), 2014
VLSI-SoC: Advanced Research for Systems on Chip
IFIP Advances in Information and Communication Technology, 2012
AN EFFICIENT METHOD FOR REDUCING LEAKAGE POWER IN VLSI DESIGN
International Journal of Computer Applications, 2013
Low leakage power gating technique for subnanometer CMOS circuits
TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES, 2016
Leakage in nanometer scale CMOS circuits
2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672)
Review of Leakage Power Reduction in CMOS Circuits Cite This Article
Leakage control for deep-submicron circuits
SPIE Proceedings, 2003
VLSI: Integrated Systems on Silicon
Alberto Sangiovanni Vincentelli
1997
Reduction Of Leakage Current And Power In CMOS Circuits Using Stack Technique
IJERT-Comparison of Various Leakage Power Reduction Techniques for CMOS Circuit Design
International Journal of Engineering Research and Technology (IJERT), 2013
Review of Leakage Power Reduction in CMOS Circuits
American Journal of Electrical and Electronic Engineering, 2014
Multi-Purpose Technique to Decrease Leakage Power in VLSI Circuits
Leakage Power Reduction in CMOS VLSI Circuits using Advance Leakage Reduction Method
International Journal for Research in Applied Science and Engineering Technology, 2021
A high-power and high-efficiency CMOSVCO
Microwave and Optical Technology Letters, 2015
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
A new leakage reduction method for ultra low power VLSI design for portable devices
Power, Control and Embedded Systems (ICPCES), 2012 2nd International Conference, 2012
New low-power techniques: Leakage Feedback with Stack & Sleep Stack with Keeper
2010
Evaluation of low-leakage design techniques for field programmable gate arrays
Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays - FPGA '04, 2004
New low-power techniques: Leakage Feedback with Stack & Sleep Stack with Keeper
2010 International Conference on Computer and Communication Technology (ICCCT), 2010
2000
New Hybrid Digital Circuit Design Techniques for Reducing Subthreshold Leakage Power in Standby Mode
Circuits and Systems, 2013
Standby Leakage Power Reduction Techniques in Deep Sub-Micron CMOS VLSI Circuits
Ijca Proceedings on International Conference on Communication Technology, 2013
Ultra Low Power VLSI Design: A Review
32nd European Solid-State Device Research Conference, 2002
Comparison Among Different Cmos Inverter with Stack Keeper Approach in Vlsi Design
2012
Galeorstack- A Novel Leakage Reduction Technique for Low Power VLSI Design
International Journal of Computer Applications, 2012
International Journal of Computer Applications, 2013
Novel Approaches to Low Leakage and Area Efficient VLSI Design 1 1· 1· 1 1 2
International Journal of Engineering Applied Sciences and Technology, 2019
An Algorithm for Leakage Power Reduction through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications, 2014
International Journal of Engineering Research and Technology (IJERT), 2013