Modeling logical execution time based safety-critical embedded systems in SystemC (original) (raw)
Related papers
A novel modeling framework for time-triggered safety-critical embedded systems
Peter Puschner, Iban Ayestaran
Proceedings of the 2014 Forum on Specification and Design Languages (FDL), 2014
Modeling time-triggered architecture based safety-critical embedded systems using SystemC
2010 Forum on Specification & Design Languages (FDL 2010), 2010
2015
Modeling and Simulated Fault Injection for Time-Triggered Safety-Critical Embedded Systems
Peter Puschner, Iban Ayestaran
Integrated Development Framework for Safety-Critical Embedded Systems
Model-based development for time-triggered architectures
The 23rd Digital Avionics Systems Conference (IEEE Cat. No.04CH37576), 2004
Modeling and Simulation of Timing Behavior with the Timing Definition Language
Computational Analysis, Synthesis, & Design Dynamic Systems, 2012
A Simulated Fault Injection Framework for Time-Triggered Safety-Critical Embedded Systems
Peter Puschner, Iban Ayestaran
Polychronous modeling, analysis, verification and simulation for timed software architectures
2013
2008 11th IEEE High Assurance Systems Engineering Symposium, 2008
Architecture Level Safety Analyses for Safety-Critical Systems
Journal of Aeronautics & Aerospace Engineering, 2017
Systems Engineering of Time-Triggered Architectures - The Setta Approach +
IFAC Proceedings Volumes, 2000
Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping, 2010
ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)
TIMES - A Tool for Modelling and Implementation of Embedded Systems
2002
Formal Architecture Specification for Time Analysis
Lecture Notes in Computer Science, 2014
Integrated safety and architecture modeling for automotive embedded systems*
Dejiu Chen, Yiannis Papadopoulos
e & i Elektrotechnik und Informationstechnik, 2011
2012 IEEE Sixth International Conference on Software Security and Reliability, 2012
Dual-model approach for safety-critical embedded systems
Microprocessors and Microsystems, 2019
Application of System Level Analysis Techniques to Ensure Safety of Embedded Software
2000
Modelling Support for Design of Safety-Critical Automotive Embedded Systems
Dejiu Chen, Yiannis Papadopoulos
2008
Timing fault detection for safety-critical real-time embedded systems
Proceedings of the 10th workshop on ACM SIGOPS European workshop: beyond the PC - EW10, 2002
Codesign and Simulated Fault Injection of Safety-Critical Embedded Systems Using SystemC
2010 European Dependable Computing Conference, 2010
CPAL: high-level abstractions for safe embedded systems
Proceedings of the International Workshop on Domain-Specific Modeling - DSM 2016, 2016
Timing Model for Predictive Simulation of Safety-Critical Systems
Zenodo (CERN European Organization for Nuclear Research), 2023
Safety and Reliability of Embedded Systems
2000
Time Properties Verification Framework for UML-MARTE Safety Critical Real-Time Systems
Lecture Notes in Computer Science, 2012
A timing-driven design and validation methodology for embedded real-time systems
ACM Transactions on Design Automation of Electronic Systems, 1998
RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model
Design Automation for Embedded Systems, 2005
Reactive embedded device driver synthesis using logical timed models
Development of safety-critical real-time systems
Lecture Notes in Computer Science, 1995
Model-based functional safety analysis and architecture optimisation
2013
Microprocessors and Microsystems, 2015
A framework for embedded system specification under different models of computation in SystemC
2006