Sizing CMOS Circuits for Increased Transient Error Tolerance (original) (raw)
Related papers
A highly-efficient technique for reducing soft errors in static CMOS circuits
IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits
IEEE International SOC Conference, 2004. Proceedings.
A Scalable Solution to Soft Error Tolerant Circuit Design Using Partitioning-Based Gate Sizing
IEEE Transactions on Reliability, 2017
Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits
Design, Automation, and Test in Europe, 2008
Soft Error Reliability Improvement of Digital Circuits by Exploiting a Fast Gate Sizing Scheme
IEEE Access
Modeling and Mitigating Transient Errors in Logic Circuits
IEEE Transactions on Dependable and Secure Computing, 2000
Low Cost Circuit-Level Soft Error Mitigation Techniques for Combinational Logic
Scientia Iranica, 2015
Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits
IEEE Transactions on Dependable and Secure Computing, 2009
Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits
IEEE Transactions on Reliability, 2015
On Reducing Circuit Malfunctions Caused by Soft Errors
2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008
Soft delay error effects in CMOS combinational circuits
22nd IEEE VLSI Test Symposium, 2004. Proceedings., 2004
Design And Implementation of High-Performance Timing-Error-Tolerant Circuit Using 45nm
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy
Thermally-induced soft errors in nanoscale CMOS circuits
2007 IEEE International Symposium on Nanoscale Architectures, 2007
Circuit design and modeling for soft errors
IBM Journal of Research and Development, 2000
Effect of Power Optimizations on Soft Error Rate
IFIP International Federation for Information Processing, 2006
On transistor level gate sizing for increased robustness to transient faults
11th IEEE International On-Line Testing Symposium, 2005
DF-DICE: a scalable solution for soft error tolerant circuit design
2006 IEEE International Symposium on Circuits and Systems
Emulation-Based Analysis of Soft Errors in Deep Sub-micron Circuits
The effect of threshold voltages on the soft error rate [memory and logic circuits]
2004
Architectures and algorithms for mitigation of soft errors in nanoscale VLSI circuits
2009
2013 International Symposium on Electronic System Design, 2013
2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, 2008
Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits
2017
Simulation-based design error diagnosis and correction in combinational digital circuits
Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), 1999
Soft Errors: Modeling and Interactions with Power Optimizations
2005
Design as you see FIT: System-level soft error analysis of sequential circuits
Design, Automation, and Test in Europe, 2009
IEICE Electronics Express
Modeling the effect of technology trends on the soft error rate of combinational logic
Proceedings International Conference on Dependable Systems and Networks
Modeling the Impact of Device and Pipeline Scaling on the Soft Error Rate of Processor Elements
2002
Mahdi Fazeli, Seyed Miremadi, Hossein Asadi
Microelectronics Reliability, 2014
On the role of timing masking in reliable logic circuit design
2008