IJERT-Design And Verification Of High Speed And Efficient Asynchronous Floating Point Multiplier (original) (raw)
Related papers
Design and Implementation of low power Floating Point Multiplier
An Efficient Implementation of Floating Point Multiplier
An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder
2010 IEEE Symposium on Asynchronous Circuits and Systems, 2010
Design of High Speed Ieee-754 Single-Precision Floating Point Multiplier
Operand-Optimized Asynchronous Floating-Point Arithmetic Circuits
2012
A decimal fully parallel and pipelined floating point multiplier
2008 42nd Asilomar Conference on Signals, Systems and Computers, 2008
IJERT-An Efficient Implementation of Floating Point Multiplier
International Journal of Engineering Research and Technology (IJERT), 2014
Design of Floating Point For High Speed Multiplier
Comparative Review of Floating-Point Multiplier Systems
International Journal of Hybrid Information Technology
High Speed Implementation of Floating Point Multiplier for Low Power Design Applications
2016
A dual precision IEEE floating-point multiplier
Integration, the VLSI Journal, 2000
Efficient Floating Point Multiplier Implementation via Carry Save Multiplier
Middle East Journal of Scientific Research
Design of a Floating Point Fast Multiplier with Mode Enabled
Design of High Speed, Low Power and Area Efficient 32-Bit Floating Point Multiplier
International Journal of Advance Engineering and Research Development, 2017
A Single/Double Precision Floating-Point Multiplier Design for Multimedia Applications
Istanbul University - Journal of Electrical and Electronics Engineering, 2009
J-GATE :IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE), 2014
Simulation of IEEE 754 Single Precision Multiplier using different Multiplier Architectures
2013
Microelectronics Journal, 2013
The design of a low power asynchronous multiplier
2004
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier
2010 International Conference on Field Programmable Logic and Applications, 2010
A low-power high-radix serial-parallel multiplier
2007 18th European Conference on Circuit Theory and Design, 2007
New Low Energy/Power Parallel Decimal Multiplier on FPGA and ASIC
Faster and Low Power Twin Precision Multiplier
2011
ANALYSIS, VERIFICATION AND FPGA IMPLEMENTATION OF LOW POWER MULTIPLIER
IJRET, 2013
High Speed IEEE 754 Floating Point Multiplier using Different Types of Adder
2018
An efficient twin-precision multiplier
IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings., 2004
Reduced latency IEEE floating-point standard adder architectures
Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336)
A low latency bi-directional serial-parallel multiplier architecture
2000
Design of Generic Floating Point Multiplier and Adder/Subtractor Units
2010 12th International Conference on Computer Modelling and Simulation, 2010
Floating-Point Single-Precision Fused Multiplier-adder Unit on FPGA
FPGA Implementation Of Low Area Single Precision Floating Point Multiplier
IJSTE - International Journal of Science Technology and Engineering
Implementation of Dual-Precision Floating Point Multiplier on FPGA
TJPRC, 2013
Multipliers for floating-point double precision and beyond on FPGAs
ACM SIGARCH Computer …, 2011