Damage Evaluation of Wet-Chemical Si-Wafer Thinning/Backside Via Exposure Process (original) (raw)
Related papers
Stress-Induced Delamination Of Through Silicon Via Structures
2011
On the Impact of Through-Silicon-Via-Induced Stress on 65-nm CMOS Devices
IEEE Electron Device Letters, 2013
Surface damage in processed silicon
Materials Science and Engineering: B, 1996
Improvement of Back-Side Cosmetic Defects And Wafer Strength
International Symposium on Microelectronics, 2013
Microelectronic Engineering, 2017
A method for determining average damage depth of sawn crystalline silicon wafers
Review of Scientific Instruments, 2016
Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking
2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 2016
Characterizing damage on Si wafer surfaces cut by slurry and diamond wire sawing
2013 IEEE 39th Photovoltaic Specialists Conference (PVSC), 2013
2009 IEEE International Electron Devices Meeting (IEDM), 2009
Microelectronic Engineering, 2015
The Effects of Substrate Doping Density on The Electrical Performance of Through-Silicon-Via (TSV)
Silicon surface treatments in advanced MOS gate processing
Microelectronic Engineering, 2004
Low temperature through-Si via fabrication using electroless deposition
2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, 2012
Surface and Interface Analysis, 1993
Impact of back-grinding-induced damage on Si wafer thinning for three-dimensional integration
Japanese Journal of Applied Physics, 2014
IEEE 1984 Ultrasonics Symposium, 1984
Hydrogen outgassing induced liner/barrier reliability degradation in through silicon via's
Applied Physics Letters, 2014
Low Electrical Resistance Silicon Through Vias: Technology and Characterization
56th Electronic Components and Technology Conference 2006, 2006
Nuclear Instruments and Methods in Physics Research, 1983
Comprehensive study of rapid, low-cost silicon surface passivation technologies
IEEE Transactions on Electron Devices, 2000
Surface damage and mechanical strength of silicon wafers
physica status solidi c, 2015
IEEE Transactions on Electron Devices, 2000
Effect of wafer thinning methods towards fracture strength and topography of silicon die
Microelectronics Reliability, 2006
A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon
56th Electronic Components and Technology Conference 2006, 2006
Implementation of an industry compliant, 5×50μm, via-middle TSV technology on 300mm wafers
Els Van Besien, Eric Beyne, Bart Swinnen
2011 IEEE 61st Electronic Components and Technology Conference (ECTC), 2011
Damage studies in dry etched textured silicon surfaces
Current Applied Physics, 2004
IEEE Transactions on Electron Devices, 2000
Investigation of damage-induced defects in silicon by TCT
Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 1997
IEEE Transactions on Device and Materials Reliability, 2016
Circuit-Level Impact of aSi:H Thin-Film-Transistor Degradation Effects
IEEE Transactions on Electron Devices, 2009
Microelectronic Engineering, 2012
Journal of Electronic Materials, 2012
Thin Solid Films, 2007