An Exhaustive Research Survey on Vedic ALU Design (original) (raw)
Related papers
REVIEW ON THE DESIGN OF THE ALU PROCESSOR
FPGA Implementation of ALU using Vedic Mathematics
IOSR Journal of VLSI and Signal Processing, 2016
High Speed, Power and Area efficient Algorithms for ALU using Vedic Mathematics
VEDIC MATHEMATICS FOR VLSI DESIGN:A REVIEW
Design and Implementation of Novel 4-Bit Alu
Lecture Notes in Electrical Engineering, 2020
Renovated 32 Bit ALU Using Hybrid Techniques
2020
A 8 Bit ALU Design using Cadence
International Journal for Research in Applied Science and Engineering Technology IJRASET, 2020
Low Power ALU Design by Ancient Mathematics
Copyright to IJAREEIE DESIGN OF 64 BIT LOW POWER ALU FOR DSP APPLICATIONS
Comparative Analysis of ALU Implementation with RCA and Sklansky Adders In ASIC Design Flow
International Journal of Advanced Computer Science and Applications, 2016
An Optimization Design Strategy for Arithmetic Logic Unit
Universal Journal of Electrical and Electronic Engineering, 2019
Design and Comparison of Risc Processors Using Different Alu Architectures
International Journal of Innovative Research in Science, Engineering and Technology, 2013
Design and Implementation of Area Optimized ALU using GDI Technique
2013
Optimum Analysis of ALU Processor by using UT Technique
IJSTE - International Journal of Science Technology and Engineering
Design and Analysis of Different Type Single Bit Adder for ALU Application
IJSRD - International Journal for Scientific Research and Development
VLSI Implementation &analysis of area and speed in QSD and Vedic ALU
Low-Power and High – Performance Design Techniques for CMOS 4-bit ALU by using CPL , DPL , DVL
2017
Arithmetic Logic Unit Design using Vedic Mathematics
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELECT ADDER
2012
Design And Synthesis Of 32 BIT ALU Using Xilinx ISE V9.1i
2013
International Journal of Engineering Research and Technology (IJERT), 2013
Comparative Analysis of 8-Bit ALU in 90 and 45 nm Technologies Using GDI Technique
Topics in Heterocyclic Chemistry
Arithmetic & Logic Unit ( ALU ) Design using Reversible Control Unit
2012
Design of 1 Bit ALU using Various Full Adder Circuits
Arithmetic & Logic Unit ( ALU ) Design using Reversible Control Unit Lanka
2017
Design and Implementation of reversible 8-bit ALU with optimized area, delay and power
Innovative Research Publications
ALU Using Area Optimized Vedic Multiplier
Fundamentals of Digital Logic Design
2019
Implementation of Delay Efficient ALU using Vedic Multiplier with AHL
International Journal of Computer Applications, 2016
Design and Analysis of 16 Bit Reversible ALU
VLSI DESIGN SECOND EDITION Associate Professor and Head
A Study on VLSI Physical Design Specific Issues
2013
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET, 2020
Advanced VLSI Architecture Design for Emerging Digital Systems
VLSI Design, 2014