DESIGN OF LOW POWER 4-BIT FULL ADDER USING SLEEPY KEEPER APPROACH (original) (raw)
Related papers
Efficient reduction of leakage power in low power VLSI circuits using Sleepy Keeper Approach
2015
IJERT-Low Power CMOS Full Adder Design with Sleep Transistor for Submicron VLSI Technologies
International Journal of Engineering Research and Technology (IJERT), 2013
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transistor Technique
IJMER
FACTA UNIVERSITATIS Series: Electronics and Energetics, 2021
LOW-POWER 1-BIT FULL-ADDER CELL USING ENHANCED PASS TRANSISTOR LOGIC AND POWER GATING
A High-Level Technique for Estimation and Optimization of Leakage Power for Full Adder
International Journal of Nanoscience, 2013
Design And Analysis Of Low Power High Performance Single Bit Full Adder
AN EFFICIENT METHOD FOR REDUCING LEAKAGE POWER IN VLSI DESIGN
International Journal of Computer Applications, 2013
Analysis of Power Dissipation & Low Power VLSI Chip Design
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
New low-power techniques: Leakage Feedback with Stack & Sleep Stack with Keeper
2010
A Survey on Low Power VLSI Designs
2008
New low-power techniques: Leakage Feedback with Stack & Sleep Stack with Keeper
2010 International Conference on Computer and Communication Technology (ICCCT), 2010
Sleepy Keeper Approach for Power Performance Tuning in VLSI Design
2013
Implementation of low power adder design and analysis based on power reduction technique
Microelectronics Journal, 2008
Low Power and High Performance Full Adder in Deep Submicron Technology
2014
IJERT-Comparison of Various Leakage Power Reduction Techniques for CMOS Circuit Design
International Journal of Engineering Research and Technology (IJERT), 2013
Power Improvement in 64-Bit Full Adder Using Embedded Technologies
Engineering Journal Publication of Research work
REVIEW ON LOW POWER VLSI DESIGN
Low Power and Area Efficient Design of VLSI Circuits
Mr. Venkatesh Seerapu, Bagadi Madhavi
2013
Design and realisation of Low leakage 1-bit CMOS based Full Adder Cells for Mobile Applications
Comparative Analysis of Low Power and Low Leakage Reduction for Logic Circuits
IJEER, 2015
Design Of Low Power VLSI circuits Using Non-Clocked Logic Style
A new leakage reduction method for ultra low power VLSI design for portable devices
Power, Control and Embedded Systems (ICPCES), 2012 2nd International Conference, 2012
Design and Analysis of Low-Power 11- Transistor Full Adder
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy, 2014
Ultra Low Power VLSI Design: A Review
Modified Low-Power Hybrid 1-Bit Full Adder
2018
bindu madhavi, Mamidala Pallavi
IJERT-Novel Low-Power, Energy-Efficient Full Adder for Ultra Deep-Submicron Technology
International Journal of Engineering Research and Technology (IJERT), 2014
Novel Low-Power, Energy-Efficient Full Adder for Ultra Deep-Submicron Technology
2014
2012